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1. INTRODUCTION
Nowadays, the conversion of electrical energy plays a key role in many aspects of modern
society, from consumer electronics to high power (HP)† applications. In the latter case, the
efficiency, harmonic quality, power density demands, among other requirements, have trig-
gered the development of advanced electronic adjustable speed drives (ASDs) and sophisti-
cated power semiconductors. More precisely, the use of medium voltage (MV)-ASDs‡ has
been a key technology for HP applications such as fans, pumps, conveyor belts, propellers,
crushers, mills, wind turbines, static compensators and so on. Further improvements in
power semiconductor and converter technologies have allowed to replace the load commu-
tated inverters (LCIs), which are still used for output powers in the tens-of-megawatt range,
with self-commutated converters. Among them, the multilevel (ML)-voltage source convert-
ers (VSCs) have become by far the most used and developed drive technology, due to their
many advantages in terms of superior harmonic quality, reduced voltage slope and increased
output voltage range [3, 4].
In multilevel (ML)-VSCs, the most used power switches are the integrated gate commu-
tated thyristors (IGCTs) and the insulated gate bipolar transistors (IGBTs). While the inte-
grated gate commutated thyristor (IGCT) press-packs are especially suited for high currents
applications and low switching frequencies, requiring complicated mounting and cooling
technologies, along with mandatory passive elements acting as snubbers, the insulated gate
bipolar transistor (IGBT) modules can handle less current, but they require less complicated
technologies for mounting, cooling and operating (e.g. snubber circuits). Moreover, the
converter solutions based on IGBT modules are generally more inexpensive than the ones
based on IGCTs, especially for low and medium currents, although there also exist press-
pack IGBTs. A drawback of the IGBT wire-bonded modules is the reduced thermal life cycle
capability due to the thermomechanical stress in the solder joints and bond wires caused by
the variations of the chip and module temperatures over time [5]. The aforementioned issue
is particularly relevant in cycling load applications, i.e., loads which require variable and cyclic
current amplitudes over time.
The most used ML topology, particularly for medium voltage (MV) applications, is the
three-level (3L)-neutral point clamped (NPC) converter, due to its well-known features such
as common DC-bus capability, higher output voltage range compared with a two-level VSC
without switches in series-connection, low part count, and straightforward control [6]. How-
ever, one remaining drawback of this converter topology is the uneven power loss distribu-
tion among its power semiconductors, which limits the maximum allowable output power
delivered by the drive, given by the maximum junction temperature of the most stressed
†High power defined from 100 kW up to several MW.
‡Defined from voltages higher than 1 kV, and not exceeding 35 kV, according to [2].
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power semiconductor. Moreover, grid applications require more strict grid standards, and
some applications require to reduce or even get rid of passive filters. To overcome these
drawbacks and challenges, new ML-VSC topologies have been developed.
Two approaches of new ML converters can be found. The first one are converters with a
common DC-link and a medium point, which allow to either improve the power loss distribu-
tion with the same three levels and a slightly higher number of self-commutated switches,
or to improve the number of levels at a cost of higher part count and a more complex control.
Among them, the 3L-ANPC-VSC consists of two additional active switches, allowing to im-
prove the power loss distribution compared with the 3L-neutral point clamped (NPC)-VSC by
using particular commutation sequences between the available redundant switching states.
The 3L-neutral point piloted (NPP)-VSC has “bidirectional switches” made of two devices in
anti-series located in the midpoint path, and series-connected switches to clamp the posi-
tive and negative DC terminals to the output. The 5L-ANPC-VSCs and the 5L-stacked multi-
cell converter (SMC)-VSCs use additional flying capacitors to generate more voltage levels,
among with more switches compared with the 3L-VSCs. The second approach consists
of VSCs with multiple DC-links, used to increase the number of voltage levels, but with
a high part count (capacitors and power semiconductors, especially) compared with the
3L-NPC-VSC, many measurement probes, and more complex control strategies. The most
known of these topologies are the series-connected H-bridge (SCHB)-VSC and the modular
multilevel converter (MMC).
The objective of this thesis is to evaluate the performance of the aforementioned NPC-type
ML converters with common DC-link, included the ones with flying capacitors, in terms
of the power loss distribution and the junction temperature of the most stressed devices,
which define, along with the nominal output voltage, the maximum power the converter
can deliver. To do so, it is necessary to model these converters, including their switching
states, power losses and temperature models of each power semiconductor, along with the
modulation methods needed to generate the desired output voltages. With these models,
these converters are compared and evaluated in a wide range of operating points these
converters may handle in terms of the modulated output voltage, the displacement power
factor (DPF), and the maximum current amplitude given by the junction temperature of the
most stressed device. A further figure of merit is the life cycle capability of these converters
under a particular load cycle.
A second objective of this work is to describe the commutations of a MV 3L-ANPC-VSC
phase leg prototype, including all the intermediate switching states to generate the de-
sired commutations. Since the first introduction of the 3L-ANPC-VSC, including its switch-
ing states and the use of the redundant zero-states to distribute the power losses among
the power semiconductors within the converter; only few previous works have described
the commutation process [7–9], and none of them have defined the necessary delay times
between the intermediate switching states to properly commute between all the feasible
switching states, using MV-IGBT modules.
The work presented in this thesis is structured as follows. The second chapter presents
the state of the art of the ML-VSCs and the IGBT, including a general definition of its power
losses, temperature models and power cycling characteristics. The next chapter presents
the converters to be studied in this thesis: the 3L-NPC-VSC, 3L-ANPC-VSC, 3L-NPP-VSC,
5L-ANPC-VSC and the 5L-SMC-VSC, including their corresponding switching states, commu-
tations, conduction and switching power losses for each feasible state and transition, and the
modulation methods to properly operate these converters. In the case of the 3L-ANPC-VSC,
the description of the commutation sequences between states, along with the algorithm
necessary to improve the power loss distribution are also described. In the case of the
5L-VSCs, the commutation scheme used to adjust the voltage of the additional flying ca-
pacitors is also described. Chapter 4 shows the simulation results of the aforementioned
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ML-VSCs, with the information necessary to perform the comparative evaluations, and in-
cluding the power loss and junction temperature distribution, and the calculation of the max-
imum feasible output power these semiconductors can handle, limited by the maximum
junction temperature of the most stressed semiconductor. Moreover, cycling load profiles
are defined to calculate the temperature curves over time and the life cycle of all of these
converters. Chapter 5 presents an experimental investigation of a 3L-ANPC-VSC prototype
switched with 3.3 kV, 1.2 kV IGBTs, which verifies the switching transitions presented in
Chapter 3, and presents the delay times of each commutation type in this converter. Finally,
the last chapter presents the conclusions of this thesis.
3

2. STATE OF THE ART OF MEDIUM
VOLTAGE SOURCE CONVERTERS
AND POWER SEMICONDUCTORS
This chapter presents an overview of the existing converter topologies for
MV-adjustable speed drives (ASDs). Moreover, a description of the insulated
gate bipolar transistors (IGBTs), including its structure, function, characteristics
and mathematical models to calculate the power losses and the junction tem-
peratures in a certain converter, is presented.
2.1. OVERVIEW OF MEDIUM VOLTAGE SOURCE CONVERTERS
Figure 2.1 shows a classification of MV, high power converters (HPCs) for ASDs [3, 4, 10].
First, the HPCs can be classified into direct and indirect conversion converters. The first
kind of converters directly transform the energy from the grid side, assuming an alternating
current (AC) grid, into three-phase AC to the load side without the use of large energy storage
components, like for instance one or several direct current (DC)-links. The most typical direct
converters are the cycloconverter [11] and the matrix converter [12, 13].
The MV converters with indirect conversion use a DC-link between the grid and the load
side, using either a DC-link choke for the current source converters (CSCs) or DC-link capac-
itors in the case of the VSCs. In the case of the CSCs, the main converter topologies are
the pulse width modulated current source inverters (PWM-CSIs) and the LCI [11]; while the
VSCs can be with a single DC-link per converter or multiple ones.
Compared with the CSC topologies, VSC-ASDs have become the most important type of
HPCs in terms of market availability and development, due to the increasingly demanding re-
quirements of the industry. In low voltage applications, the two level voltage source inverter
(2L-VSI) is the predominant topology. For high power and medium voltage applications the
2L-VSIs are also used using series and parallel connection of power semiconductors in order
to overcome, respectively, blocking voltage and maximum current limitations of the active
switches.
Another approach of the development of ASDs for MV applications has been the ML VSC,
which can generate a higher number of output voltage levels (a fraction of the total DC-link
voltage) compared with the 2L-VSC. ML-VSCs have experienced a high industrial penetration
and development in the last decades, due to the advantages of these converters over the
classical VSC and CSC topologies in many applications.
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Figure 2.1.: Classification of industrial three-phase medium voltage converters [3, 4, 10].
2.1.1. MULTILEVEL VOLTAGE SOURCE CONVERTER TOPOLOGIES
As stated before, the advantages and technical challenges offered by the ML-VSCs have
impulsed the technical development and the market penetration in the industry over the last
decades. The main characteristic of the ML-VSCs is the generation of multiple intermediate
voltage levels, which means a better output quality in terms of spectral distortion, compared
with a two-level converter at the same average switching frequency. Other remarkable char-
acteristics of ML-VSCs include:
• The intermediate levels, for a given total DC-link voltage, reduce the voltage slope
(dv/ dt) seen by the load [14].
• ML-VSCs may operate at high output voltages with lower blocking voltage semicon-
ductors compared with 2L-VSCs reducing the number of devices connected in series.
• The redundant states of the ML-VSCs allow, in some cases, their operation under fault
conditions [15].
• The redundant states are also used to control other important variables in ML-VSCs,
such as the voltage balancing of DC-link and flying capacitors, the power loss distribu-
tion among the power semiconductors [16], reduction of the common-mode voltage
[17], etc.
The first known proposal of a ML converter was given in 1971 [18], which consist of a
series connection of several separate full-bridge cells connecting isolated DC-sources. Soon
after, another ML converter topology was developed using flying capacitors to generate the
additional levels [19], and in 1977 another ML converter topology was developed by Prof.
Joachim Holz, by connecting the AC phase terminal to one of the three available DC-link
terminals, creating a three-level output voltage waveform [20]. After these first approaches,
several ML topologies have been proposed over the years. These different ML converters
can be classified into three traditional families of ML converters: The neutral point clamped
voltage source converters, the flying capacitor voltage source converters and the cascaded
converters.
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Figure 2.2.: Phase legs of NPC-related power converters with IGBTs: (a) 3L-NPC-VSC; (b)
3L-ANPC–VSC; (c) 3L-NPP-VSC; (d) 5L-HBNPC-VSC; (e) 5L-ANPC-VSC.
2.1.1.1. NEUTRAL POINT CLAMPED CONVERTERS
The so-called three-level (3L) neutral point clamped (NPC)-VSC, shown in Figure 2.2a, was
the first breakthrough achieved in ML converters for MV applications after the proposal of
Holz. Developed independently in the United States of America by Richard Baker [21], and
in Japan by Akira Nabae et al. [22], it consists of four unidirectional active switches and their
corresponding free-wheeling diodes (FWDs) per phase, two for each half of the DC-link, and
two diodes which connect the medium point of the DC-link to the union between these two
switches of the corresponding half, clamping the neutral medium point (m) to the phase out-
put terminal (p) through the diodes, depending of the switching state of the active switches.
This circuit allows the generation of three levels (3L) in the p to m voltage (vpm) by using
semiconductors which block half the DC-link voltage (VDC / 2) and without the use of se-
ries-connected devices. It is also important to note that this converter only needs a single
DC-link separated by capacitors, allowing a straightforward expansion of this topology to
back-to-back converters. These aforementioned features, along with the simplicity and the
proven reliability of the power topology, have been appreciated by leading manufacturers,
making the 3L-NPC-VSC the most used ML converter in all kind of industry applications,
even nowadays [6].
The three-level active neutral point clamped (ANPC)-VSC, that means, a 3L-NPC-VSC with
active switches in parallel with the clamping diodes (see Figure 2.2b), appeared at first in
the literature to guarantee the static blocked voltage of the main active switches [23], and
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Figure 2.3.: Phase legs of FC-related power converters with IGBTs: (a) 4L-FC-VSC; (b)
5L-SMC.
has been implemented in industry sometimes just for modularity reasons: instead of using
different power semiconductors, active switch modules (including the integrated FWDs) in
permanent turn-off operation can be installed on the 3L-NPC-VSC. But the full potential of the
3L-ANPC-VSC was not exploited until the development of a loss balancing switching scheme,
which improves the power loss share of all the semiconductors, and therefore increases the
feasible output power, compared with the 3L-NPC-VSC [24–26].
Another modified alternative to the 3L-NPC-VSC is the 3L-neutral point piloted (NPP)-VSC,
although this topology is actually a slightly different version of the first ML converter pro-
posed in [20] and the second 3L-NPC-VSC type presented in [22] (usually called T-Type NPC).
As seen in Figure 2.2c, it consists of two active switches in series connecting each extreme
of the DC-link with p, and a bidirectional active switch connecting the latter with m. Com-
pared with the 3L-NPC-VSC, the 3L-NPP-VSC has an improved power loss distribution in
some operating points, which allows to increase the maximum output power delivered by
the converter [27].
The 5L-H-bridge neutral point clamped (HBNPC)-VSC is a full-bridge converter topology
per phase, made of two 3L-NPC-VSC, as shown in Figure 2.2d [28]. This topology allows
the generation of five different phase voltage levels between p and the neutral star-point (ns).
This converter, unlike the previous NPC-based power converters, needs isolated DC-sources
per phase in order to avoid short circuits during operation. This issue can be solved with the
use of transformers in the grid side, mostly realized by a bulky phase-shifted multi-winding
transformer on the grid side, in order to improve the input power quality.
A different improvement to the 3L-NPC-VSC topology was proposed in [29, 30], with the
combination of a 3L-NPC-VSC with series-connected active switches and flying capacitors,
increasing the number of levels delivered by the converter. Figure 2.2e shows the topology
of the so-called 5L-ANPC-VSC, which generates five voltage levels between p and m, with
redundant switching states which allow to balance the voltage of the flying capacitors.
2.1.1.2. FLYING CAPACITOR CONVERTERS
Although a converter with flying capacitors (FCs) was one of the oldest developments in
ML converters [19], the first FC-VSC for MV applications was proposed by Thierry Meynard
and Henri Foch in 1992 [31, 32]. Figure 2.3a shows the phase leg of a four level (4L) FC-VSC,
consisting of a DC-link with a neutral point m and two flying capacitors with a fraction of the
total DC voltage (2VDC / 3 and VDC / 3) clamped by active switches. Each flying capacitor with
its corresponding two clamping active switches forms a power cell, making the 4L-FC-VSC
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Figure 2.4.: Multiple DC-link power converter topologies with IGBTs: (a) three-phase,
5L-SCHB-VSC; (b) phase leg of a 9L-MMC.
topology a modular converter, allowing the increment of the number of levels by just con-
necting additional power cells. One of the main disadvantages of this converter is the need
of high switching frequencies (higher or equal than 1200 Hz) to limit the expense of flying
capacitors and to operate with reasonable FC voltage ripples, while the typical switching
frequencies used in most of the ML applications are in the range of 200 -1000 Hz, in or-
der to limit the semiconductor power losses. This converter was a commercial product for
industrial applications (Alstom - ALSPA VDM 5000) but it was discontinued [3].
Another kind of FC converters is the stacked multicell converter (SMC), developed in 2001
[33, 34] and shown in Figure 2.3b as a five-level (5L) SMC. This converter can also be seen as
a hybrid topology, combining the 3L-NPP-VSC topology using power switches in series, with
the addition of FCs. It consists of power cells (marked in dashed lines) made of switches
in complementary operation, which connect the FC and the load in different ways. The
series-connected devices allow the use of semiconductors with the same blocking voltage.
Like the classical FC-VSC, the SMC is also considered as a modular converter, allowing the
increment of output voltage levels by adding more power cells and capacitors.
2.1.1.3. CONVERTERS WITH MULTIPLE VOLTAGE DC-LINKS
The best known VSC with multiple DC-links is the series-connected H-bridge (SCHB)-VSC,
proposed first in 1971 [35], but reappearing in HP applications in the late 80’s [36] and
finally being applied in MV-ASDs since 1997 [37]. Figure 2.4a shows the topology of a
5L-SCHB-VSC. Each of the cells in one phase (two per phase in the example) are connected
in series, and is made up of four active switches configured as a full-bridge topology, con-
necting a DC-link and its corresponding rectifier. Each of these DC-sources needs to be
isolated by a multi-winding transformer. This converter topology allows the generation of
2c + 1 levels measured between the phase and the ns, where c is the number of cells per
phase. The use of a relatively high number of cells allows to deliver an output voltage with a
very high harmonic quality. Moreover, the modular design of the SCHB-VSC allows its oper-
ation under failure [15]. However, the main drawbacks of this converter are the high number
of power devices and the need to isolate the DC-links of all the cells of the converter, mostly
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Table 2.1.: Output voltage levels of ML-VSCs
Converter Cells per Output voltage levels
topology phase phase to m (vpm) phases a to b (vab) phase to ns (vpns )
2L-VSC - 2 3 -
3L-NPC-VSC - 3 5 -
5L-HBNPC-VSC 1 2 9 5
3L-NPP-VSC - 3 5 -
3L-ANPC-VSC - 3 5 -
5L-ANPC-VSC - 5 9 -
4L-FC-VSC - 4 7 -
5L-SMC - 5 9 -
5L-SCHB-VSC1 2 - 9 5
xL-SCHB-VSC1 c - 4c + 1 2c + 1
9L-MMC2 8 9 17 -
xL-MMC2 c c + 1 2c + 1 -
1 Each cell made of H-bridge VSCs, as shown in Figure 2.4a.
2 Each cell made of half-bridge VSCs, as shown in Figure 2.4b.
by using multi-winding and multi-phase (Zig-Zag) transformers to improve the power quality,
although regenerative topologies isolated with simpler multi-winding transformers can also
be found [38].
Another converter is the modular multilevel converter (MMC), invented by the Prof. Rainer
Marquardt in 2002 [39], and shown in Figure 2.4b. It consists of several submodules con-
nected in series. Each power cell is made up of a flying capacitor and two active switches
in half-bridge configuration, in order to switch the voltage between the terminals (yi and xi )
of each cell either to 0 or vc,i , which corresponds of the flying capacitor voltage [40]. Dur-
ing the last years, several alternative MMC and cell power topologies, as well as different
modulation and control techniques have been proposed in literature. Moreover, the MMC
is available as an industrial product, being applied in high voltage DC (HVDC) electric power
transmission systems and MV-ASD applications [10, 41].
Table 2.1 lists the output voltage levels of the aforementioned ML-VSCs between the
phase output and the m, between phases, or between phase and ns, in terms of their cells
per phase.
2.1.2. APPLICATION ORIENTED BASIC CHARACTERISTIC OF IGCTS AND IGBTS
None of these previously described technological advances in MV converters would have
been possible without the development of power semiconductors which can withstand the
high voltages and currents needed for industrial HP applications. Nowadays the most used
power semiconductors in ML converters for MV and high power applications, beside the
high-voltage diodes and thyristors, are the IGBT and the IGCT [3–5].
The IGCT is a power semiconductor especially developed for MV and high power applica-
tions. This device is a technological evolution of the gate turn-off (GTO) thyristor introduced
in the 1990s, which consists, as shown in Figure 2.5a, essentially of a special GTO in a
press-pack housing driven by a sophisticated gate unit integrated in the power device, with
minimum parasitic impedance of the gate, necessary to quickly turn-off the power semicon-
ductor [42–44]. The only manufacturers of IGCTs, ABB and Mitsubishi, offer devices of up
to 6500 V of repetitive peak off-state voltage (VDRM ), with 3800 A of maximum controllable
turn-off current (ITGQM ), and 1290 A of maximum average on-state current (ITAV M ) [45, 46].
The IGBT is a semiconductor designed for a wide variety of blocking voltages and conduc-
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Figure 2.5.: Power semiconductors for MV applications: (a) IGCT module (ABB); (b) high
power IGBT module (Infineon).
tion currents, and it is the first and most extended metal oxide semiconductor (MOS) for MV
and HP applications. Figure 2.5b shows an example of a 3300 V IGBT module. This device
consists basically of a metal oxide semiconductor field effect transistor (MOSFET) with an
extra p+ layer in the collector side. In the next section, a more detailed description of the
IGBT is presented, including its semiconductor structure and electrical characteristics.
Table 2.2.: General properties of the IGCTs and IGBTs [5].
Item IGCT (press-pack) IGBT modules
Clamp circuit
Limits the di/ dt, short circuit cur-
rent and peak turn-off voltage
Not required
On-state voltage Very low Higher than comparable IGCTs
Turn-on losses Low (due to the clamp circuit) High (without clamp circuit)
Turn-off losses High Medium
Overvoltage limita-
tion
Clamp circuit Low stray inductance, gate unit
Short circuit current
Not limited (di/ dt and peak current
limited by clamp circuit)
Limited (operation in the active re-
gion)
Parallel and series
connection
Complex, need of external balanc-
ing circuits
Simple, gate unit control, balancing
resistor (series), low parameter de-
viation (parallel)
Gate unit power con-
sumption
Medium (50-100 W/ device) Low (< 15 W/ device)
A general comparison of IGCTs and IGBTs is summarized in Table 2.2, and a comparison
between the press-pack and module housing technologies is listed in Table 2.3 [5]. Although
it is possible to find IGBTs in press-pack housings, most of them are packaged in power
modules, and include the FWDs.
2.1.3. MARKET OVERVIEW OF ML-VSCS
A market overview of the available ML-VSC for MV applications is shown in Table 2.4 [47–
53]. It can be seen that, although IGCTs are used for higher power converters, the most used
power semiconductor is the IGBT. Besides the technical reasons, a very important commer-
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Table 2.3.: Comparison of the press-pack and module housings for MV power switches [5].
Item Press-pack Modules
Explosion-free of the
housing
Yes, in most cases No, possible at double failure
Failure mode Short-circuited in most cases Undefined, normally open-circuited
Redundancy
Possible, due to the short-circuit in
failure mode
No, undefined state after failure
Water-cooling
Complex (deionized water), but al-
lows double-side cooling
Simple heat sink (isolated case)
Mounting Expensive (stack) Simple (isolated case and heat sink)
Power and thermal
cycle reliability
High, no bond wires and solder con-
nections
Medium, thermo-mechanical stress
of bond wires and solder joints
cial advantage of the IGBTs compared with IGCTs is the variety of available manufacturers
which offer this product, including the gate units used for the IGBTs.
As stated before, the NPC-type converters are the most offered topology on the market in
MV applications, especially in higher power solutions, seconded by the SCHB-VSC, although
it is expected that other power topologies take more prominence in the future.
2.2. IGBT MODULES FOR MV APPLICATIONS
As mentioned in the previous section, the IGBT is the most prominent semiconductor in
ML-VSCs for MV applications [42, 43, 54]. This can be explained due to several features of
these semiconductors:
• High gate input impedance, which means that the IGBTs can be driven by inexpensive,
small and low-powered gate units.
• No need of snubber circuits for limiting switching transients like the dv/ dt and di/ dt.
Moreover, these variables, as well as the over-voltage during turn-off transients, can
be actively controlled by the gate unit.
• Inherent capacity to limit and to turn-off short circuit currents.
• Their small on-state voltage, high switching speed and relatively low losses allow their
use in low and medium switching frequency applications (orders of magnitude from
102 to 103 Hz in MV applications).
2.2.1. STRUCTURE AND FUNCTION
Figure 2.6a shows the cross-section of the semiconductor structure of the IGBT. In princi-
ple, the IGBT is a hybrid between the MOSFET and the bipolar junction transistor (BJT) (the
p+ substrate layer in the collector side) [42–44]
The emitter side of the IGBT is constituted by the n+ layer, while the gate is constructed
by means of a polycrystalline silicon isolated by a SiO2 layer. The p layer generates the MOS
electron channel between the n− base layer and the emitter, and it is this latter layer which
defines the voltage blocking characteristics of the IGBT.
A power module consists of several IGBTs chips in parallel with FWDs, as shown in Figure
2.6c. Here it can be distinguished the stray (parasitic) inductance (Lσ) between the IGBT
power emitter terminal (Ep) and the IGBT measurement emitter terminal (Ek ), and between
the IGBT power collector terminal (Cp) and the IGBT measurement collector terminal (Ck ).
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Table 2.4.: Market overview of ML-VSCs for MV applications (December 2017).
Model
Power converter
topology
Power
switch
Output
voltage (kV)
Cooling Output
power (MVA)
Siemens [47]
Sinamics GM150 3L-NPC-VSC
IGBT 2.3 - 4.16
Air 1 - 10.14
Water 2 - 134
IGCT 3.3 Water 10 - 244
Sinamics SM150 3L-NPC-VSC
IGBT 3.3 - 4.16
Air 4.6 - 5.8
Water 5.7 - 7.2
IGCT 3.3 Water 10.5 - 31.54
Sinamics SM120 CM
3L-NPC-VSC
IGBT
3.3 - 4.4
Water
5.7 - 7.6
MMC 3.3 - 7.2 6 - 13.7
Perfect Harmony GH180 SCHB-VSC IGBT
2.4 - 7.2 Air 0.18 - 7.04
2.3 - 8 Water 3.5 - 163
Perfect Harmony GH150 MMC IGBT 4.0 - 11 Water 5 - 23.8
ABB [48]
ACS580MV SCHB-VSC IGBT 6 - 11 Air 0.2 - 6.33
ACS1000 3L-NPC-VSC IGCT
2.3 - 4 Air 0.4 - 2.3
3 - 4 Water 2.4 - 6
ACS2000 5L-ANPC-VSC IGBT 4.16 - 6.9 Air 0.25 - 4.63
ACS5000 5L-H-NPC-VSC IGCT
6 - 6.9 Air 1.8 - 73
6 - 13.8 Water 7 - 35.93
ACS6000 3L-NPC-VSC IGCT 2.3 - 3.3 Water 5 - 27 - 364
GE Power Conversion [49]
MV4 Series 3L-NPC-VSC IGBT 2.4 - 4.16 Air 0.25 - 3.753
MV6 Series 5L-SMC IGBT 6 - 6.9 Air 0.5 - 63
MV7000 3L-NPC/NPP-VSC
IGBT1 3.3 - 13.8 Water 3.8 - 21 - 814
MV7000 UWave 5L-SMC
TMEIC [50]
TMdrive-70e2 3L-NPC-VSC IGBT1 3.3 Water 6 - 9 - 364
TMdrive-MVG2 SCHB-VSC IGBT 3.3 - 11 Air 5.7 - 10 - 19.54
TMdrive-XL80 3L-NPC-VSC IGCT 3.3 - 3.8 Water 15 - 304
TMdrive-XL85 5L-H-NPC-VSC IGCT 7.2 Water 25 - 1204
TMdrive-XL75 5L-H-NPC-VSC IGBT1 6 Water 20 - 804
Allen Bradley [51]
Powerflex 6000 SCHB-VSC IGBT 3 - 11 Air 1.6 - 11
Yaskawa [52]
MV1000 SCHB-VSC2 IGBT 2.4 - 11 Air 0.37 - 9.84
Fuji Electric [53]
FRENIC 4600 Series SCHB-VSC2 IGBT 3 - 6 Air 0.35 - 10.5
1 Referred in the catalogs as Injection Enhanced IGBT (IEGT).
2 H-bridge cells with 3L-NPC-VSCs.
3 The documentation does not indicate whether the rated power is achieved with a single or mul-
tiple ASDs.
4 Maximum rated power achieved with several ASDs connected in parallel.
An IGBT module current (iM ) is identified, which, depending on the sign, can be either the
emitter current (iE ) of the IGBT for iM > 0 or the forward current (iF ) of the FWD for iM < 0.
Figure 2.6d shows an equivalent electrical model of the IGBT. The main elements compris-
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Figure 2.6.: Representation of the IGBT: (a) semiconductor structure; (b) symbol; (c) power
module, including the FWD and the stray inductances; (d) equivalent electrical circuit.
ing the IGBT structure are the MOSFET TM and the BJT Tpnp. Other parasitic elements are
the drift resistance RD (usually modeled in books as a junction field effect transistor (JFET))
and the parasitic BJT Tnpn. Along with Tpnp and Rw , Tnpn configure a thyristor which may
lead the IGBT to a “latch-up” operation, making it impossible to turn-off the IGBT through
the gate. To minimize the risk of “latch-up”, an extra p+ layer is added next to the main p
channel. Other important elements are the parasitic capacitances located between the IGBT
terminals, especially the gate-collector CGC capacitance, also called Miller capacitance.
There are several IGBT die structures developed during the years, among them:
• Punch-through (PT)-IGBTs.
• Non-punch-through (NPT)-IGBTs.
• Soft punch-through (SPT)*-IGBTs, also called fieldstop (FS)† or light punch-through
(LPT)‡-IGBTs.
• Trench IGBTs.
• Carrier stored trench (CST)-IGBTs (CSTBTTM §).
• Trench-FS–IGBTs.
• Injection enhanced gate transistor (IEGT).
• Reverse conducting (RC)-IGBTs.
• Reverse blocking (RB)-IGBTs.
Among these different structures, the SPT-IGBT and Trench-FS–IGBTs are the most used
one in MV applications due to several features like high silicon utilization and low losses.
*Name used by ABB
†Name used by Infineon
‡Name used by Mitsubishi
§Protected trademark of Mitsubishi Electric
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Figure 2.7.: Output current-voltage characteristics of the IGBT.
2.2.2. ELECTRICAL CHARACTERISTICS OF THE IGBT MODULES
The electrical characteristics of the IGBT [42–44] can be typically classified in static and
dynamic characteristics.
2.2.2.1. STATIC CHARACTERISTIC
The static characteristics of IGBTs are shown in Figure 2.7. Here, the following regions
can be distinguished:
Reverse blocking characteristics: The IGBT structure can, in principle, block negative col-
lector-emitter voltages up to reverse breakdown collector-emitter voltage (VCE,rbr ). In VSCs,
the IGBTs do not experience large negative voltages. Thus, they are designed to have a
reduced reverse blocking capability. Moreover, most of the IGBT modules have a FWD to
allow reverse conduction, which means that there is a iF flowing through the diode, and this
device causes a forward voltage (vF ) drop.
Forward conduction characteristics: The active and on-state (saturation) regions can be
distinguished. The first region is crossed during the turn-on and turn-off transients, with
the gate-emitter voltage (vGE ) moving from the threshold gate-emitter voltage (VGE,th) to
the gate-emitter on voltage (VGE,on) given by the gate driver. The second region defines
the steady-state characteristic during conduction, with a low collector-emitter voltage (vCE ),
defined as the collector-emitter saturation voltage (VCE,sat ), and a collector current (iC ) in
steady state.
Forward blocking characteristic: When the gate-emitter voltage does not reach VGE,th, i.e,
vGE<VGE,th, the IGBT is in the turn-off state. Thus, the device can block positive voltage vCE
with a small forward leakage current. As the voltage vCE reaches the forward breakdown
collector-emitter voltage (VCE,br ), the current iC sharply increases.
2.2.2.2. DYNAMIC CHARACTERISTICS
The commutation transients can be approximately modeled with the equivalent electrical
circuit shown in Figure 2.6d. The commutation of the IGBT is described by using the buck
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Figure 2.8.: Buck circuit for the turn-on and turn-off test of the IGBT.
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Figure 2.9.: Turn-on and turn-off behavior of the IGBT.
converter shown in Figure 2.8. The transient waveforms (of turn-on and turn-off) over time
are depicted in Figure 2.9.
Turn-On: This transient behavior is generated by a step change of the gate driver voltage
(vGG) from off to on, starting at t0. Between t0 and t1, vGE increases via the charging of the
capacitors CGE and CGC through the gate resistance (RG), until it reaches VGE,th. After this
voltage is reached, the current iC begins to increase while vCE is reduced due to the Lσ of the
buck circuit, until it reaches the maximum iC value at t2, influenced by the reverse-recovery
current (Irr ) of the FWD Dfw . Between t2 and t3, iC starts to decrease until it reaches the
load current, while vGE becomes constant at the Miller voltage VGE,Mi and vCE experiments
a sharp decrement. Finally, between t3 and t4, the IGBT reaches the saturation state, which
means that vGE reaches VGE,on and vCE reaches the corresponding VCE,sat value after the
storage charge in the n− region is built up.
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Turn-Off: Initiated as a step change of vGG from on to off, starting at t5. Between t5 and
t6, the IGBT gate-emitter capacitance starts to discharge through RG, until vGE is stabilized.
Between t6 and t7, the IGBT is in the active region, which means that vCE starts to increase
while iC is slightly reduced, finishing this process at t7, when vCE reaches the DC-link value
VDC . Between t7 and t8, iC quickly starts to decrease while vCE increases due to Lσ, reaching
the peak turn-off voltage at maximum current slope (di/ dt), and vGE decreases. Finally, be-
tween t8 and t9, iC slowly decreases while vGE reaches the gate-emitter off voltage (VGE,off ).
These dynamic characteristics define the total power loss (pl ) of the IGBT as seen in Figure
2.9.
2.2.3. POWER LOSSES AND JUNCTION TEMPERATURES ESTIMATION
The estimation and calculation of the power losses in any power semiconductor is impor-
tant to estimate the efficiency of the power converter, as well as to determinate the nominal
power, limited by the maximum junction temperature of the hottest power semiconductor.
The first way to estimate these variables is based on mathematical models to calculate both
the power losses and the junction temperatures [55].
2.2.3.1. CONDUCTION AND SWITCHING LOSSES
As stated before, in any switched semiconductor, the instantaneous pl are defined as:
pl (t) = pl,con(t) + pl,sw (t), (2.1)
where pl,con and pl,sw are, respectively, the conduction and switching power losses.
Conduction losses: The conduction power losses (pl,con) are calculated from the forward
conduction characteristics of the IGBT, and are defined as:
pl,con(t) = vCE,on(t) · iC (t), (2.2)
where iC (t) is the collector current during the on-state, and vCE,on is the on-state voltage.
This voltage can be mathematically described in terms of iC , the junction temperature (ϑj ),
and VGE,on, i.e.,
vCE,sat = f (iC ,ϑj , VGE,on). (2.3)
Usually, in order to estimate the conduction losses and to simplify the model, on-state
characteristics at maximum ϑj are used. It is also common practice to simplify the vCE,on
curve by the first grade equation [54, 56]:
pl,con ≈ iL(t) · (Vth,n + Rth,n · iL(t)), (2.4)
where Vth,n is the nominal threshold voltage and Rth,n is the equivalent differential resistance
of the device.
Switching losses: The switching loss energy (el,sw ) is calculated from the dynamic voltage
and current curves during the turn-on and turn-off transients. This energy is defined as:
el,sw =
tsw,f∫
tsw,i
vCE (τ ) · iC (τ ) dτ, (2.5)
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where tsw,i and tsw,f are, respectively, the initial and final integration times where the switch-
ing losses are defined. In [1], the integration times for the turn-on switching loss energy (el,on)
are specified, respectively, at the 10% of VGE,on and at 2% of base blocking collector-emit-
ter voltage (VCE,b); while for the turn-off switching loss energy (el,off ), the time window is
located from 90% of VGE,on to 2% of iC before turn-off.
In data sheets, el,sw during the corresponding integral interval is given, and is characterized
in terms of several parameters and variables, like ϑj , iC , the VCE,b and Lσ, i.e.:
esw = f (iC ,ϑj , VCE,b, Lσ), (2.6)
and the discretized switching loss power (pl,sw ) at a given discrete instant n, and used in
power circuit simulations, is therefore calculated as
psw [k] =
esw [n]
Tsamp
, (2.7)
where Tsamp is the sampling time used in the discretization.
Unlike the conduction losses, the switching losses are strongly dependent on the electri-
cal parameters of the power converters, mostly DC-link voltage (VDC ) and Lσ, which includes
both the parasitic IGBT module impedance and the converter bus-bar, and hence it is nec-
essary to perform experimental measurements to obtain a good characterization of these
losses. However, in most applications, Lσ is assumed to be a certain value and the el,sw
curves are given for the maximum ϑj . Moreover, although just a simple approximation, the
el,sw curves can be normalized in terms of VDC and VCE,b as
esw |VDC≈ VDCVCE,b · esw |VCE,b . (2.8)
2.2.3.2. JUNCTION TEMPERATURE
The calculation of the junction temperature (ϑj ) is a very important variable in power con-
verters, because it determines the following constraints:
• The maximum power supported by the converter.
• The specification of a proper cooling system (heat sink).
• The lifetime of the semiconductors due to the power and thermal cycling.
One of the simplest and most used thermal models to calculate ϑj is an equivalent elec-
tric model where the power losses are modeled as current sources and the thermal dy-
namic characteristics of the power semiconductor and cooling system are represented as
impedances with thermal resistances (Rth) and thermal capacitances (Cth) [57, 58].
Figure 2.10 shows a simple thermal circuit of an IGBT module, including the FWD. Be-
cause this diode is not in the same die as the IGBT, the simplest way to model the ther-
mal coupling between these two semiconductors is through the case plate of the module
they share. This equivalent circuit is referred as a “Y” model. This simple model allows to
calculate ϑj in terms of the power losses and the ambient temperature (ϑamb). However,
other more complex models, compared with the “Y” model, consider more accurate ap-
proximations of the thermal interactions between the IGBT and diode dies, especially when
temperature dynamics at low frequencies are important to be considered. In these cases,
cross-coupled impedances, either in the junction-case state, or in the case-ambient stage,
between the IGBT and diode are included, and the whole thermal approximation is referred
as a “Matrix” model [59–61].
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Figure 2.10.: Equivalent thermal circuit (“Y” model) of an IGBT module, including the FWD.
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Figure 2.11.: Thermal impedance equivalent circuits: (a) “Foster” circuit; (b) “Cauer” circuit.
In data-sheets, the thermal networks of the IGBT module (switch and diode) and the cor-
responding heat sink are normally modeled and represented by a “Foster” circuit, shown
in Figure 2.11a. The “Foster” circuit is a numerical approximation in partial fractions of the
impedance curve from one extreme to another, and does not represent a physically realistic
thermal model. Furthermore, the connection of “Foster” models in series does not have
physical sense [57, 62, 63].
The “Cauer” circuit, shown in 2.11b is, on the other hand, a physically correct thermal
model expressed as a continued fraction equation. Therefore, it can actually describe the
material layers of the power semiconductor, including its packaging. Moreover, different
“Cauer” models can be connected in parallel or series without physical inconsistency. How-
ever, the “Cauer” circuit dynamic is more complex to calculate. To simulate the thermal
dynamics with “Foster” thermal models (used in most of the available data sheets), it is nec-
essary to transform them into “Cauer” models, through a recurrent algorithm [63]. However,
if the difference between the time constants of the different thermal impedances connected
in series is great enough, the modeling error of using Foster circuits in series to measure the
junction temperature can be tolerated. In the Appendix A, a deeper insight about those ther-
mal models in IGBT modules can be found, including the algorithm to calculate the “Cauer”
thermal parameters from the “Foster” ones.
2.2.4. PACKAGING
MV-IGBTs are packaged using different technologies, depending on the manufacturer and
the ratings of the semiconductors. Among them, the power modules with soldered wire
bonds and the press-pack housing are the most common ones.
Figure 2.12 shows the typical structure of a MV-IGBT module, with bond wires connecting
the different parts of the module, including the semiconductors. A ceramic isolator allows
to safely install a heat sink on the base plate without any risk of electric conduction from
the power side of the module. The solder joints in this type of packaging are prone to
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Figure 2.12.: Internal structure of a typical HV-IGBT module with bond wires.
(a) (b) (c)
Figure 2.13.: Different IGBT modules (Infineon) for MV applications (images from [64]): (a)
IHV, 140 mm × 73 mm; (b) IHV, 140 mm × 130 mm; (c) IHV, 140 mm × 190 mm.
(a) (b)
Figure 2.14.: Press-pack IGBT packages: (a) Stakpak (ABB, image from [65]); (b) Press-pack
disc (Westcode).
thermomechanical stress. The de facto standards of module housings at high power are the
IGBT high power modules (IHMs) and the IGBT high voltage modules (IHVs), developed by
Eupec (now Infineon) in the 90s, which can be seen in Figures 2.5b and 2.13.
Other housing technology is the press-pack, which achieves a more reliable module due to
the absence of bonds prone to thermo-mechanical stress. Moreover, the press-pack housing
allows double-side cooling and it is explosion-free. Two examples of press-pack packages
are shown Figure 2.14. Compared with the IGBT modules, the press-packs allow a higher
power density (due to the double-side cooling) and they have a better power and thermal
cycle reliability, but the use of this package technology requires more complex and expensive
mounting as well as cooling solutions. To compare the module and press-pack housing
technologies, see Table 2.3.
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2.2.5. RELIABILITY AND LIFE CYCLE OF IGBT MODULES
The power semiconductors, as the key components in power electronic systems, are one
of the most critical devices in terms of reliability. A failure may lead to high costs due to break
down maintenance and even dangerous and harmful consequences in strategic applications.
Two types of failures can be distinguished [54]:
• Sudden failures: unexpected and unpredictable failures (e.g.: short circuits, high
dv/ dt, etc.).
• Drift failures: predictable failures due to aging (slow development).
Among the last ones, the failures due to thermal and power cycling are an important issue
in IGBT modules, and despite the technical and economical advantages of these devices,
those kind of failures decrease the reliability of the whole converter, especially in cycling
applications, where the semiconductors are stressed by a high number of load cycles.
2.2.5.1. THERMAL STRESS AND FAILURES [43, 54, 56, 66]
The most typical and predictable failure cause of IGBT modules is the thermomechanical
stress between materials with different coefficients of thermal expansion, due to the differ-
ent rate of expansion and contraction of materials with noticeable thermal changes over time,
which stresses the welded junctions between the building parts of the IGBT. In high voltage
(HV)-IGBT modules, the stressed components are the interconnections between the wire
bond and the semiconductor, the semiconductor and the ceramic isolation, the metalization
and the conduction lead, and the solder between the isolation and the base plate (see Figure
2.12). The high thermal stress induce delamination of solder through the reconstruction of
the chip metalization layers as well as broken or lifted-off bond wire connections.
Among the different types of thermal tests to evaluate the reliability of power devices,
there are two that are directly related to high thermal oscillations, which are:
Thermal (or temperature) cycling: This test consists of changing the external (ambient)
temperature by moving the entire module between a cooling and a heating chamber during
a time cycle long enough to ensure that the whole module has reached the steady-state
maximum and minimum storage temperatures but short enough to accelerate the aging
process, in orders of magnitude between 100 and 103 minutes. This test simulates the
external temperature oscillation of the module caused by differences of the ambient or heat
sink temperatures in different applications, and normally is defined by the case temperature
(ϑc).
Power Cycling: In this test, the module is directly heated up during the on-state of an
IGBT by a constant collector current. When the temperature (either ϑj or ϑc) reaches its
maximum target value, the module is cooled down with a heat sink until the temperature
reaches its minimum target value. The on-state and off-state periods have orders of magni-
tude between 100 and 103 seconds, while the difference between maximum and minimum
temperatures normally oscillates between 20 and 80 ◦C. This test directly simulates the
thermal stress of a semiconductor under a load cycle due to the power losses and the
corresponding variation of ϑj or ϑc.
The cycles are repeated until one of the following failure symptoms are detected:
• An increase of the vCE or vF during conduction between 5 and 20% of the nominal
value, depending on the manufacturer and the module (power cycling)
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Figure 2.15.: Example of power cycling curves [66].
• An increase of the Rth by 20% (thermal cycling).
• Detection of an evident failure of the function of the device (e.g. blocking capability,
isolation, leakage current, etc.)
These tests are carried out with different maximum temperatures and junction temper-
ature variation (∆ϑj ), as well as different cycle periods, to properly characterize different
thermal and power cycles and therefore ensure a proper interpolation of the results for the
lifetime calculation.
The first study of the lifetime of the power semiconductors under power cycle was carried
out in the 1990s, and its results are summarized in Figure 2.15, where the number of cycles
to failure in terms of the ∆ϑj are shown for different medium junction temperatures ϑj,m.
Since this first study, other investigations indicate that the number of cycles to failure also
depend on other parameters such as the pulse duration and the current amplitude. More-
over, the constructive parameters such as the voltage class of the device and the bond wire
diameter and material are also important to determine the power cycling curves. However,
normally the manufactures estimate the number of cycles to failure (Nf ) of a given device
technology in terms of three main variables: the ∆ϑj , the maximum junction temperature
(ϑj,max ) and the cycle period (Tcycle), i.e.
Nf = f (∆ϑj ,ϑj,max , Tcycle). (2.9)
2.2.5.2. LIFE CYCLE ESTIMATION
As observed in Figure 2.15, to calculate the failure time it is necessary to estimate the
amount of cycles in a given time window (e.g. years) for a known load cycle. However, in
real applications, the load cycles may derive in complex temperature curves which can be
interpreted as a superimposition of cycles with different variable values.
To calculate the expected failure ratio C of a complex load cycle composed of a finite num-
ber of cycles, a simple principle called the Miner’s rule is used [67, 68], which is expressed
as:
C =
N∑
k=1
nk
Nf,k
, (2.10)
where nk is the number of cycles with a known stress characteristic k (in this case, a given
∆ϑj , ϑj,max , Tcycle), N is the total number of cycles with distinctive stress characteristics, and
Nf,k is the number of cycles to failure calculated from the power cycling curve with the same
characteristics.
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Figure 2.16.: Example of temperature waves and its decomposition with the “Rainflow”
counting algorithm: (a) original wave; (b) the peaks and troughs of the original wave along
with the its half and full cycles calculated with the “Rainflow” counting algorithm*.
Assuming a ratio of C ≈ 1, the total failure time (tfail ) of a complex power cycle can be
calculated as
tfail =
( N∑
k=1
nk
Nf,k
)−1
, (2.11)
which means that the increment of tfail implies an increase of Nf,k .
To decompose a complex ϑj curve generated from a load cycle into a finite set of cycles
with given ∆ϑj , ϑj,max and Tcycle, a counting algorithm must be used. The most known of
these methods is the so-called “Rainflow” cycle counting algorithm [69, 70], and to imple-
ment it, the temporal curve of ϑj is decomposed in a sequence of peaks and troughs. This
algorithm gives the number of half-cycles characterized by a given ∆ϑj , ϑj,max and Tcycle. An
example of this decomposition can be seen in the waveform of Figure 2.16, and a deeper
description of how this cycle counting algorithm works can be found in Appendix B.
2.2.6. MARKET OVERVIEW
Figure 2.17 shows a chart with the market overview of several IGBT manufacturers [64,
71–77]. The rating of these devices is given by the rated blocking collector-emitter voltage
(VCES,max ) and the nominal DC collector current (IC,DC,nom). The chart shows that the offered
voltage ratings in MV are 1.7 kV, 2.5 kV, 3.3 kV, 4.5 kV and 6.5 kV for modules, and 2.5 kV,
4.5 kV and 6.5 kV for press-packs. While the modules can handle rated powers between
5.94 MVA and 6.75 MVA, the (4.5 kV) press-packs IGBTs from ABB have a rated power of
13.50 MVA, roughly twice the modules ones. It is also noteworthy that most of the manu-
facturers offer IGBT modules, which indicates that this package is competitive in terms of
price, ease of manufacturing and application requirements.
2.3. SUMMARY OF CHAPTER 2
This chapter describes the state of the art of ML-VSCs for MV applications, as well as
the semiconductors used to operate them, in detail the IGBT, with its power losses and
*Please refer to Appendix B to know how the “Rainflow” cycles were obtained.
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Figure 2.17.: Market overview of MV-IGBTs modules (September 2018) [64, 71–77].
thermal models, as well as its blocking, conduction and characteristics. Among the available
converters, the 3L-NPC-VSC is the most used one in industry applications, mostly due to
its proven reliability and simplicity. However, one of its drawbacks is the uneven power loss
distribution among its semiconductors, which limits the maximum feasible output power
for a given semiconductor area, as well as reducing the life cycle of the converter by the
unbalanced losses. HV-IGBT modules, despite their numerous advantages like high market
availability, simple gate drive circuits and short circuit handling capability, have a strongly
limited thermal and power cycling capability. To increase both the output power and the
life cycle capability of a VSCs with IGBT modules, one possible way is to improve the loss
balancing of the converters.
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3. STRUCTURE, FUNCTION AND
CHARACTERISTICS OF NPC-BASED
VOLTAGE SOURCE CONVERTERS
This chapter presents a description of NPC-based converters mentioned in Chap-
ter 2: the 3L-NPC-VSC, 3L-ANPC-VSC, 3L-NPP-VSC, 5L-ANPC-VSC and 5L-SMC,
including their topologies, switching states, commutations, distribution of power
losses, modulation and flying capacitor balancing.
As mentioned in Chapter 2, among the ML-VSCs available on the market, the NPC-based
power converters are the most used ones in MV applications. The use of a common DC-link
capacitor-based circuit with a neutral point for all the phases of the converter is one of the
main features of these converters, which simplifies the rectifier-stage to generate the DC-link
voltage. Moreover, all the semiconductors used in these VSCs block in steady state not
more than half the total DC voltage, which allows the use of state-of-the-art devices in MV
applications.
3.1. THE 3L-NPC-VSC
3.1.1. POWER TOPOLOGY
The circuit of a three-phase 3L-NPC-VSC with IGBTs, which explicitly shows only one
phase leg, is shown in Figure 3.1. It consists of four IGBTs per phase, named Tx,p (x =
1, ..., 4, p = a, b, c), and six FWDs per phase, named Dx,p, which connect the phase
terminals a, b and c with the three available bars -the positive, negative and medium or
neutral (m) points- of a DC-link shared by all the phases. If single switch IGBT modules, with
their corresponding FWD, are used, a 3L-NPC-VSC phase leg needs four modules and two
extra diodes. For each phase, two of these diodes (D5,p and D6,p) clamp m with p. Two IGBT
modules ({T, D}2,p {T, D}3,p) connect p with m through the neutral point (NP) diodes. Finally,
the remaining two modules ({T, D}1,p {T, D}4,p) connect the DC-link terminals.
For the sake of symmetry, the power devices are classified as follows:
• Outer devices: T1,p, T4,p, D1,p, D4,p.
• Inner devices: T2,p, T3,p, D2,p, D3,p.
• NP devices: D5,p, D6,p.
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Figure 3.1.: Three-phase 3L-NPC-VSC topology with IGBTs.
Table 3.1.: Switching states per phase of the 3L-NPC-VSC [22].
state name
switching state phase voltage neutral current
T1,p T2,p T3,p T4,p vpm im,p
‘+’ On On Off Off VDC / 2 0
‘0’ Off On On Off 0 ip
‘-’ Off Off On On −VDC / 2 0
3.1.2. SWITCHING STATES, CURRENT PATHS AND BLOCKING VOLTAGE
DISTRIBUTION
In order to generate the feasible phase voltage levels of the 3L-NPC-VSC, different
switches must be turned on or off. Table 3.1 shows the switching states per phase of
the converter, where 1 indicates that Tx,p is in on-state and 0 indicates the off-state, while
Figure 3.2 shows the blocked voltages and conduction path of output current of the phase
p (ip) for all the feasible switching states with positive and negative current directions. To
commute between switching states, a turn-on dead time (tdead ) is needed in order to avoid
short circuits of the DC-link (also called shoot-through operation).
For three-phase converters, the 3L-NPC-VSC, and in general any 3-level VSC, delivers up
to five levels in the line-to-line voltage, with a total of 27 switching vectors. If all of these
vectors are represented within the α-β reference frame, only 19 non-redundant vectors can
be generated by the 3L-NPC-VSC, as can be seen in Figure 3.3a. While the most external
vectors have no redundancy, and the vector located in (0 + j0) can be generated by three
vectors, the other ones have two redundant switching vectors, and these redundancies can
be used to adjust the balance of the DC-link capacitors, by controlling the current flow throw
neutral point current (im). An example of these redundant states is shown in Figure 3.3b and
3.3c, where both three-level voltage vectors, (+, +, 0) and (0, 0, −), generate the same α-β
voltage vector VDC2 (
1
3 + j
√
3
2 ), but have completely different effects in the im. In this case, the
first switching vector generates a im of ic; while the second one delivers a im of −ic, where
ic is the phase current through the phase c.
In theory, all semiconductors block no higher voltage than VDC / 2, but in practice not all the
devices have identical blocking characteristics, and therefore the static voltage distribution
of the 3L-NPC-VSC may be different from the expected one [26]. For instance, the voltage
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Figure 3.2.: Current paths and blocked voltages of a 3L-NPC-VSC phase leg in terms of its
switching states: (a) ‘+’; (b) ‘0’; (c) ‘-’.
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Figure 3.3.: 3-phase switching states of a 3L-NPC-VSC: (a) space vector diagram; (b) DC-link
to load connection of the state [++0]; (c) DC-link to load connection of the state [00-].
distribution of the power semiconductors within the 3L-NPC-VSC phase leg under the ‘+’
switching state is shown in Figure 3.4a. During steady-state operation, the on-state devices
can be modeled as very small resistors, and with a vCE given by the conducting or forward
characteristic, while the off-state devices are modeled as capacitors and the corresponding
parallel resistor, with a leakage current (Ileak ), given by the semiconductor structure itself. In
this situation, two conditions can be observed:
• Ileak,T 3 ≥ Ileak,T4: D6 conducts the leakage current difference, blocking no voltage
(vx ≈ 0) and ensuring that T3 and T4 block the same voltage.
• Ileak,T 3 <Ileak,T4: The current difference cannot be conducted by D6, and thus a voltage
unbalance appears in T3 and T4, while the unbalance difference is blocked by D6 (vx >
0).
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Figure 3.4.: Voltage distribution of a 3L-NPC-VSC phase leg, during the ‘+’ state: (a) unbal-
anced voltages; (b) balanced voltages due to a balancing resistor RB.
Since the blocking resistances and leakage currents vary from device to device, and they
also depend on the junction temperature, it is necessary to ensure balanced blocking volt-
ages through external methods. To solve this problem, a balancing resistor (RB) is connected
in parallel with the inner and NP devices, as shown in Figure 3.4b. This resistance delivers
a current higher than the maximum expected leakage current, therefore clamping the NP
diodes and ensuring the voltage balance between outer an inner devices (vx = 0) when they
are turned-off. The drawback of this solution are the additional losses in RB, as well as the
extra cost and size of this solution.
3.1.3. MODULATION OF THREE-LEVEL INVERTERS
In VSCs, pulse width modulation (PWM) [78] is used to synthesize the desired output
voltage by properly selecting switching states during given amounts of time. The modulation
methods used in 3L-NPC-VSCs can be categorized in three main types: optimized pulse
patterns, space vector modulation (SVM) and carrier-based PWM.
3.1.3.1. OPTIMIZED PULSED PATTERNS [79]
This PWM method allows the synthesis of sinusoidal waveforms through pre-calculated
switching angles, in order to satisfy different design criteria. Among the existing ways to
calculate the optimum pulse angles, the most know of them is the symmetrical selective
harmonic elimination (SHE)-PWM. This method is based on a Fourier expansion series of
the waveform seen in Figure 3.5a. This waveform has a symmetry of π/ 2 to eliminate all
the even harmonics, and can be expressed in terms of five different switching angles. The
mathematical expression of the Fourier series, in terms of the angle θ, is
vam(θ) =
∞∑
n=1,3,5,...
an sin(nθ), (3.1)
where an is the Fourier amplitude coefficient of the n-th harmonic, including the fundamental
amplitude (a1). These harmonic components are calculated as
an =
4
nπ
( N∑
i=1
(−1)i+1 cos(nαi )
)
, (3.2)
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Figure 3.5.: SHE-PWM for a 3L converter, using five angles and π/ 2 symmetry: (a) waveform
of the output voltage; (a) amplitude spectrum; (c) switching angles in terms of the modulation
index.
where N is the amount of switching angles and αi is the i-th switching angle. Consid-
ering that there are only odd harmonics, and the multiple-of-three components are auto-
matically canceled in three-phase systems, the harmonics that must be considered are
n = 1, 5, 7, 11, 13, etc. In SHE, the system of N equations to be solved is
a1 =
π · mA
4
,
a2 =0,
...
an =0, n = 5, 7, 11, 13, ..., N − 1, (3.3)
where ma is the amplitude modulation index, defined as
ma =
2 · a1,ref
VDC
, (3.4)
where a1,ref is the fundamental amplitude of the reference. In this way, all the switching
angles can be calculated in terms of the whole range of amplitude modulation index (ma),
as shown in Figure 3.5c. Since this set of equations is nonlinear, numerical methods must
be used to calculate the switching angles. Figure 3.5b shows that the calculated switching
angles can successfully eliminate the harmonics 5, 7, 11 and 13.
While the optimized pulse patterns like SHE are well suited for MV applications due to their
reduced switching frequencies and known harmonic quality, their dynamic change is difficult
to achieve compared with other PWM methods which are not pre-calculated. Moreover,
on-line correction of these angles is necessary to actively balance the DC-link capacitors
[80].
3.1.3.2. SPACE VECTOR MODULATION [78]
The SVM is a three-phase approach based on the use of the switching vectors represented
in the α-β reference frame, like the one shown in Figure 3.3a. To generate an arbitrary refer-
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ence voltage vector, the nearest three-phase switching states are applied during given times.
For instance, a voltage vector within the sub-sector (c) (see Figure 3.3a) can be generated
through the symmetric sequence [+00] → [+0−] → [+ − −] → [0 − −] and backwards, taking
into account that two of these switching vectors are redundant and generate the same α-β
vector, and they can be used to dynamically balance the DC-link. This complete sequence
minimizes the number of commutations and has a good harmonic performance. In gen-
eral, a sampled reference vector vr [k] can be expressed in terms of the nearest three-phase
switching vectors vs,i as
vr [k] =
1
Ts
4∑
i=1
vs,iTi , (3.5)
where Ts is the sample time of vr [k], and Ti is the period in which vs,i is applied, such that
4∑
i=1
Ti = Ts, (3.6)
giving the degree of freedom to fix the average switching period to 2Ts and to apply the re-
dundant vectors in different periods in order to balance the DC-link capactors. The switching
sequences are defined as
vs,1 → vs,2 → vs,3 → vs,4 if sample k is even, (3.7)
vs,4 → vs,3 → vs,2 → vs,1 if sample k is odd. (3.8)
A further explanation of this modulation method is out of the scope of this work, but a
deeper insight into the implementation, performance and variations of SVM, especially in
ML-VSCs is given in [78, 81, 82].
3.1.3.3. CARRIER-BASED PWM [78, 83, 84]
The carrier-based PWM is a per-phase modulation method, where a reference sinusoidal
signal with a given fundamental amplitude and fundamental frequency (f1) is sampled and
modulated through carrier waves to generate the corresponding switching signals. In the
case of a three-level VSC, two level-shifted (LS) triangular waveforms with the same carrier
frequency (fcarr ) are needed to generate the output voltage levels. These carriers have a
normalized level-shift of ±VDC / (N − 1), where N is the number of levels of the converter
(N = 3 in a 3L-VSC), and in the case of the phase shift of these carrier waves, it can be
either 0 or π rad, called respectively, phase disposition (PD) and phase opposite disposition
(POD), although it is demonstrated that the carriers in PD and an asymmetrically sampled
reference (which means a sampled signal at both the maximum and minimum values of the
carrier) after the sample and hold (S&H) block, and with a given common-mode injection, is
equivalent to the SVM scheme [78]. Figure 3.6 depicts the aforementioned variant.
Figure 3.6g shows the block diagram of the modulation method. The reference voltage
used to be compared with each carrier signal (vcarr ) is a sum of the reference phase p voltage
(vr,p) (p : a, b, c) and a reference common-mode signal (vr,cm) for all the three phases. The
latter signal can be expressed as
vr,cm = v2,cm + vM,cm + vDC,cm, (3.9)
where v2,cm is the common-mode sequence used to match the 2L-SVM, vM,cm is the added
signal used to match the modulation to the corresponding multi-level SVM, and vDC,cm is
the common-mode component used to balance the DC-link voltage. In this case, v2,cm is
defined as
v2,cm = −
max(vr,a, vr,b, vr,c) + min(vr,a, vr,b, vr,c)
2
. (3.10)
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Figure 3.6.: Depiction of the carrier-based SVM for a 3L-NPC-VSC: (a) reference and carrier
waveforms at mA =1; (b) output voltage level at mA =1; (c) reference and carrier waveforms
at mA = 0.4; (d) output voltage level at mA = 0.4; (e) reference and carrier waveforms at
mA =0.4, using 2L-SVM; (f) output voltage level at mA =0.4, using 2L-SVM; (g) block diagram
of the modulation scheme.
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Table 3.2.: Conduction losses in a 3L-NPC-VSC phase leg.
phase
current
state
power device
outer inner NP
T1,p D1,p T4,p D4,p T2,p D2,p T3,p D3,p D5,p D6,p
Ip > 0
‘+’ C C
‘0’ C C
‘-’ C C
Ip < 0
‘+’ C C
‘0’ C C
‘-’ C C
vM,cm is generated using the following formula:
vM,cm = −
max(v ′r,a, v ′r,b, v ′r,c) + min(v ′r,a, v ′r,b, v ′r,c)
2
−
VDC
N − 1
, (3.11)
where N is the number of levels of the converter (N = 3 in a 3L-VSC), and v ′r,a, v ′r,b and v ′r,c
are the modified reference values for the phases a, b and c, defined as
v ′r,p = (vr,p + v2,cm + VDC) mod (2VDCN − 1), (3.12)
where (x) mod (y ) is the modulo operator, i.e., the remainder of the euclidean division be-
tween the dividend x and the divisor y , and p is the phase leg (either a, b or c). In this way,
a generalized multilevel SVM switching pattern can be generated with a carrier-based PWM
scheme.
The signal vDC,cm is used to balance the DC-link capacitors through the control of the
neutral point potential [84]. This offset component is also used to mount a DC component
centered in one of the carriers to improve the performance of the 3L-NPC-VSC at low mod-
ulation indices (mA <0.5755) in terms of voltage quality and power losses [26, 83].
The aforementioned PWM variant is called 2L-SVM for ML-VSCs, and is depicted in Fig-
ures 3.6e and 3.6f in comparison with the normal carrier-based 3L-SVM shown in Figures
3.6c and 3.6d. The 3L-SVM adds the common-mode signals v2,cm and vM,cm, while vDC,cm
is only used to balance the DC-link medium point (in the example, vDC,cm = 0). But the
2L-SVM only uses the v2,cm signal, i.e., vM,cm = 0, and instead the vDC,cm signal injects a
square-wave component with values of ±VDC / 2 and a given frequency (in the example, half
the fundamental frequency), in order to avoid the DC-link unbalances.
There exist also other carrier-based PWM strategies like the discontinuous PWM, useful
to reduce the total power losses or improve the DC-link voltage balance and ripple, but their
use and improved performance is limited to specific operating points [85, 86].
3.1.4. POWER LOSS DISTRIBUTION
From the switching states listed in Table 3.1, and the conduction currents and blocking volt-
ages shown in Figure 3.2, the power loss distribution can be derived. Table 3.2 summarizes
the conduction losses, while the switching losses are given in Table 3.3. In this converter,
the power loss distribution among its power semiconductors depends on the operating point
of the system, namely the ma and the DPF, defined the latter as:
DPF = cos(φ1), (3.13)
where φ1 is the fundamental phase displacement between the output phase voltage and
current. In terms of power loss distribution, four critical cases can be distinguished:
32 3. Structure, function and characteristics of NPC-based VSCs
Table 3.3.: Switching losses in a 3L-NPC-VSC phase leg.
phase
current
comm.
power device
outer inner NP
T1,p D1,p T4,p D4,p T2,p D2,p T3,p D3,p D5,p D6,p
Ip > 0
+ → 0 Off
0 → + On Off
- → 0 Off On
0 → 1 Off
Ip < 0
+ → 0 Off On
0 → + Off
- → 0 Off
0 → 1 On Off
A: Motor operation (DPF = 1), maximum phase voltage (mA = 1.15): The conduction
losses between the outer and inner IGBTs are almost the same, and the total switching
losses are focused mostly in the outer switches. Therefore, the outer IGBTs are the
most stressed devices.
B: Motor operation (DPF = 1), very small phase voltage (mA ≈ 0): Most of the conduc-
tion losses are taken by the inner switches and the NP diodes, and the latter devices
also suffer reverse recovery losses. Therefore, the NP diodes are the most stressed
devices.
C: Generator operation (DPF =−1), maximum phase voltage (mA =1.15): The conduction
losses between the outer and inner diodes are almost the same, and the total switching
losses are focused mostly in the inner IGBTs. Depending on the relation between the
conduction, and the turn-on and turn-off losses, either the inner IGBTs or the outer
diodes may be the most stressed devices.
D: Generator operation (DPF =−1), very small phase voltage (mA≈0): Most of the conduc-
tion losses are taken by the inner switches and the NP diodes, and moreover the inner
switches and the outer diodes take the switching losses. Hence, the most stressed
devices in this case are the inner IGBTs.
In any case, and despite the advantages of this topology, it is clear that the 3L-NPC-VSC
has an unbalanced loss distribution among its semiconductors, which limits the maximum
feasible power the converter can handle.
3.1.5. “SHORT” AND “LONG” COMMUTATION PATHS
An important particularity of this converter, observed also in other ML-VSCs, is the exis-
tence of commutations with different “lengths”, i.e., affected by more o less total stray in-
ductance. An illustrative example of this can be seen in Figure 3.7, where the 3L-NPC-VSC
is commuted between the states ‘+’ and ‘0’, with positive or negative load currents. Fig-
ure 3.7a shows a 3L-NPC-VSC phase leg with all its stray inductances: the Lσ of each IGBT
module (Lσ,T ), the Lσ of the upper and lower DC-link bus-bars (Lσ,u and Lσ,l , respectively)
If the phase current ip > 0 (See Figure 3.7b), the circulation path during the ‘+’ state is
over the positive bus-bar (with a parasitic inductance of Lσ,u) and the devices T1 and T2,
and when the first IGBT is turned-off, the current now must flow through the upper medium
point bus-bar (symbolized by Lσ,nu) and D5, keeping the flow through T2 (which includes Lσ,T 2
and Lσ,pu). However, if ip < 0 (See Figure 3.7c), the current circulation during the ‘+’ state
is over the diodes D1 and D2, and when the commutation to ‘0’ occurs, the current must
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Figure 3.7.: Depiction of different commutation paths in a 3L-NPC-VSC: (a) phase leg with
stray inductances per module and through the bus-bars; (b) “short” commutation between
states ‘+’ and ‘0’, with ip >0; (c) “long” commutation between states ‘+’ and ‘0’, with ip <0.
flow through two different semiconductors: T3 and D6, adding all the corresponding stray
inductances. Because now the total Lσ involved in the commutation is larger than in the
previous one, this commutation is called the “long” one, while the first one is called “short”
commutation.
It is important to note that if the Lσ after the DC-link capacitors terminals are notoriously
larger than the semiconductor ones, the difference of the switching losses between the
“short” and “long” commutations may be neglected. Otherwise, this effect must be taken
into account to properly model the switching losses of the 3L-NPC-VSC, due to their depen-
dence upon Lσ.
3.2. THE 3L-NPP-VSC
3.2.1. POWER TOPOLOGY
The circuit of a three-phase 3L-NPP-VSC -also known as T-type NPC- with IGBTs, is shown
in Figure 3.8. It consists of six IGBTs per phase, named Tx,p (x = 1, ..., 6, p = a, b, c), with
all their corresponding FWDs, named Dx,p, which connect the phase terminals a, b and c
with the three available bars -the positive, negative and medium or neutral (m) points- of
the DC-link. The modules which connect the phase p to the positive and negative DC-link
terminals are IGBTs connected in series, while the connection with m is done through a
bidirectional switch made of, in this case, two IGBT modules in anti-series connection.
The power devices of a 3L-NPP-VSC can be classified as follows:
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Figure 3.8.: Three-phase 3L-NPP-VSC topology with IGBTs.
Table 3.4.: Switching states per phase of the 3L-NPP-VSC [27].
state name
switching state phase voltage neutral current
T1,p T2,p T3,p T4,p T5,p T6,p vpn im,p
‘+’ On On Off Off On Off VDC / 2 0
‘0’ Off Off Off Off On On 0 ip
‘-’ Off Off On On Off On −VDC / 2 0
• Outer devices: T1,p, T4,p, D1,p, D4,p.
• Inner devices: T2,p, T3,p, D2,p, D3,p.
• NP devices: D5,p, D6,p.
Another useful classification of the power semiconductor is the following:
• Series-connected devices: outer and inner devices.
• Bi-directional devices: NP devices.
3.2.2. SWITCHING STATES, CURRENT PATHS AND BLOCKING VOLTAGE
DISTRIBUTION
To generate all the desired phase voltage levels of the 3L-NPP-VSC, different switches
must be turned on or off. Table 3.4 shows the switching states per phase of the converter,
and Figure 3.9 shows the conduction path of all the feasible switching states for positive and
negative current paths, as well as the idealized voltage blocked by the semiconductors. In all
the switching states, each of the series-connected IGBTs must block either VDC / 2 (non-zero
states) or VDC / 4 (zero-state), assuming that the series-connected IGBT modules share the
same blocked voltage. In the case of the bidirectional switch, the DC-link voltage is blocked
either by T5,p or T6,p depending on the desired voltage level, which ensures a more balanced
switching stress between these devices under sinusoidal references with an average voltage
of zero. The commutations between the different switching states require no other transition
than the dead turn-on time to ensure the safe switching of the circuit without short-circuiting
the DC-link.
In practice, however, several solutions must be implemented to ensure that the series-
connected devices share the blocked voltage without dangerous imbalances [87–90]. Figure
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Figure 3.9.: Current paths and blocked voltages of a 3L-NPP-VSC phase leg in terms of its
switching states: (a) ‘+’; (b) ‘0’; (c) ‘-’.
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Figure 3.10.: Series-connection of IGBTs and the auxiliary elements for blocking voltage
balancing [54].
3.10 shows the scheme of two IGBTs in series with their corresponding elements to ensure
the blocking voltage balance, including a snubber circuit (Rd , Cd and Rs) as passive elements,
and a more sophisticated gate unit which controls altogether both devices.
To generate the desired output voltage by modulation, the control scheme is almost the
same as the used in the 3L-NPC-VSC, only changing the decoder which transforms the out-
put voltage level into the required gate signals.
3.2.3. POWER LOSS DISTRIBUTION
From the switching states listed in Table 3.4, and the conduction currents and blocking
voltages shown in Figure 3.9, the power loss distribution can be derived. Table 3.5 summa-
rizes the conduction losses, while the switching losses are given in Table 3.6. In terms of
power loss distribution, four critical cases can be distinguished:
A: Motor operation (DPF =1), maximum phase voltage (mA =1.15): The series-connected
IGBTs have both high conduction losses and switching losses at VDC / 4, while the rest
of the switching losses are located in the NP diodes at VDC / 2. The most stressed
devices are the series-connected IGBTs.
B: Motor operation (DPF = 1), very small phase voltage (mA≈0): The conduction losses
are located mostly in the bi-directional devices, while the semiconductors with switch-
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Table 3.5.: Conduction losses in a 3L-NPP-VSC phase leg.
phase
current
state
power device
series-connected bi-directional
T1,p D1,p T2,p D2,p T3,p D3,p T4,p D4,p T5,p D5,p T6,p D6,p
Ip > 0
‘+’ C C
‘0’ C C
‘-’ C C
Ip < 0
‘+’ C C
‘0’ C C
‘-’ C C
Table 3.6.: Switching losses in a 3L-NPP-VSC phase leg.
phase
current
comm.
power device
series-connected 1 bi-directional 2
T1,p D1,p T2,p D2,p T3,p D3,p T4,p D4,p T5,p D5,p T6,p D6,p
Ip > 0
‘+ → 0’ Off Off
‘0 → +’ On On Off
‘- → 0’ Off Off On
‘0 → -’ Off
Ip < 0
‘+ → 0’ Off Off On
‘0 → +’ Off
‘- → 0’ On On Off
‘0 → -’ Off Off
1 Blocking VDC / 4.
2 Blocking VDC / 2.
ing losses are the series-connected IGBTs and the NP diodes. Depending on the pro-
portion between the conduction and the switching losses, the most stressed devices
can be either the series-connected IGBTs or the bi-directional diodes.
C: Generator operation (DPF =−1), maximum phase voltage (mA =1.15): The series-con-
nected diodes have both high conduction and switching losses, while the rest of the
switching losses are located in the bi-directional IGBTs which block VDC / 2. Depend-
ing on the relation between the conduction and switching losses, the most stressed
devices may be either the series-connected diodes or the bi-directional IGBTs.
D: Generator operation (DPF = −1), very small phase voltage (mA≈ 0): Most of the con-
duction losses are taken by the bi-directional devices, and both the series-connected
diodes and the bi-directional IGBTs have switching losses. The most stressed devices
are usually the bi-directional IGBTs.
Although the power loss distribution in the case “A” seems to be better compared with
the 3L-NPC-VSC due to the commutation of devices in series, in certain operation points
the bi-directional stage (the NP devices) is potentially the weak point of the 3L-NPP-VSC in
terms of its power loss distribution.
3.3. THE 3L-ANPC-VSC
3.3.1. POWER TOPOLOGY
The circuit of a three-phase 3L-ANPC-VSC with IGBTs, is shown in Figure 3.11. Its power
circuit topology is very similar to the 3L-NPC-VSC, with the addition of two IGBTs per phase
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Figure 3.11.: Three-phase 3L-ANPC-VSC topology with IGBTs.
Table 3.7.: Switching states per phase of the 3L-ANPC-VSC [25].
state name
switching state phase voltage neutral current
T1,p T2,p T3,p T4,p T5,p T6,p vpn im,p
‘+’ On On Off Off Off On VDC / 2 0
‘0U2’ Off On Off Off On Off 0 ip
‘0U1’ Off On Off On On Off 0 ip
‘0L1’ On Off On Off Off On 0 ip
‘0L2’ Off Off On Off Off On 0 ip
‘-’ Off Off On On On Off −VDC / 2 0
in parallel with the NP clamping diodes (namely T5,p and T6,p). These extra switches allow to
improve the power loss distribution by adding extra redundant switching states with different
stressed semiconductors in terms of conduction and switching losses.
In the same way like the 3L-NPC-VSC the power devices of this converter are classified
as follows:
• Outer devices: T1,p, T4,p, D1,p, D4,p.
• Inner devices: T2,p, T3,p, D2,p, D3,p.
• NP devices: T5,p, T6,p, D5,p, D6,p.
3.3.2. SWITCHING STATES, CURRENT PATHS AND BLOCKING VOLTAGE
DISTRIBUTION
Table 3.7 shows the switching states per phase of the converter, while the conduction path
and the blocked voltages of each feasible state is shown in Figure 3.12. This 3L converter
has four redundant zero states, with different current paths and devices blocking voltage.
It can be seen that the ‘0Ux’ and ‘0Lx’ states (x = 1, 2) change the current path between,
respectively, the upper and lower half of the NP and inner devices, while a further difference
between the redundant zero states is which semiconductor blocks voltage and which does
not, which allows to improve the power loss distribution among the semiconductors of this
converter by selecting the proper redundant zero state.
However, unlike the 3L-NPC-VSC, the commutation between these states is more com-
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Figure 3.12.: Current paths and blocked voltages of a 3L-ANPC-VSC phase leg in terms of
its switching states: (a) ‘+’; (b) ‘0U2’; (c) ‘0U1’; (d) ‘0L1’; (e) ‘0L2’; (f) ‘-’.
plex than just the dead turn-on time, in order to avoid short circuits and to have always a
defined location of the losses.
3.3.3. COMMUTATIONS AND POWER LOSS DISTRIBUTION
3.3.3.1. POWER LOSSES AND COMMUTATION TYPES
As mentioned before, the redundant four zero states generate losses in different devices,
and therefore the proper election of a zero state over time allows an improvement in the
power loss distribution. Table 3.8 shows the conduction losses of the 3L-ANPC-VSC, while
Table 3.9 lists the switching losses. The commutations between states can be categorized
in terms of the location of the switching losses as follows [25]:
• Type I commutation: Switching losses in the outer and NP devices.
• Type II commutation: Switching losses in the outer and inner devices.
• Type III commutation: Switching losses in the inner devices of both DC-link halves.
It is important to note that, like with the 3L-NPC-VSC, this converter has also “short” and
“long” commutations, depending on which commutation is selected, and this must be taken
into account for the proper modeling of the semiconductor losses.
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Table 3.8.: Conduction losses in a 3L-ANPC-VSC phase leg [25].
phase
current
state
power device
outer inner NP
T1,p D1,p T4,p D4,p T2,p D2,p T3,p D3,p T5,p D5,p T6,p D6,p
ip > 0
‘+’ C C
‘0U1’, ‘0U2’ C C
‘0L1’, ‘0L2’ C C
‘-’ C C
ip < 0
‘+’ C C
‘0U1’, ‘0U2’ C C
‘0L1’, ‘0L2’ C C
‘-’ C C
Another important element is the existence of two redundant type I commutations with
the same behavior in terms of the power losses. As shown in Table 3.9, the commutations
‘+→ 0U2’ and ‘+→ 0U1’, as well as ‘-→ 0L2’ and ‘-→ 0L1’ are the redundant commutations.
Figure 3.13 shows the simplified finite-state machine with all the switching states and the
corresponding transitions, with all the three commutation types. Here, it can be observed
the two variations of the type I commutation:
• The regular type I commutation from and to a zero state (either ‘+↔ 0U2’ or ‘-↔0L2’).
• The so-called “unidirectional” type I (I-U) commutation, defined in regular operation
only from a zero state to the non-zero one, (either ‘0U1→+’ or ‘0L1→-’).
Although the commutations ‘+ → 0U1’ and ‘- → 0L2’ can be implemented, they are not
necessary during the normal operation of a 3L-ANPC-VSC, because the regular type I com-
mutation is preferred, which requires fewer switching steps to be achieved. Nevertheless,
every zero state needs a way out to a non-zero state, and therefore it is still necessary
to implement the commutations in the other direction, i.e., ‘0U1 → +’ and ‘0L1 → -’, be-
cause these zero states can generate also a type III commutation from the complementary
non-zero state, and in case of a zero-cross of the voltage reference, a way out of these states
is needed. This can be seen in Figure 3.14, where the output voltage generated by a given
PWM scheme is used, and where the type I and III commutations are used in an interleaved
way to improve the power loss balance of the converter. Here, the type I-U commutations
occur when the output voltage changes its polarity after applying a type III commutation to
zero.
3.3.3.2. SWITCHING SEQUENCES
As stated before, the commutation sequences between the steady-state switching states
of Table 3.7 are more complex than the ones in simpler converters such as the 3L-NPC-VSC
which only need a tdead to properly commute between states [7, 24]. Figure 3.13 shows
the intermediate states and transitions between the stationary switching states. These in-
termediate states represent all the switching transitions needed to successfully commute
between the desired stationary states without damaging the converter or having an unde-
sired behavior in terms of the losses. Here, to exit from the steady switching states, a
command signal called ‘to Z’ is needed, where ‘Z’ represents the destiny state, and from
the intermediate states to the destiny, an ‘ok’ transition, which indicates that the switching
sequence is finished, is defined.
To properly describe all the feasible switching sequences in terms of the variables that
can be measured in an IGBT module within a 3L-ANPC-VSC, a definition of the switching
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Table 3.9.: Switching losses in a 3L-ANPC-VSC phase leg [25].
phase
current
comm. type
power device
outer inner NP
T1,p D1,p T4,p D4,p T2,p D2,p T3,p D3,p T5,p D5,p T6,p D6,p
ip > 0
+ → 0U2 I Off
0U2 → + I On Off
0U1 → + I On Off
+ → 0L1 III Off
0L1 → + III On Off
+ → 0L2 II Off
0L2 → + II On Off
− → 0L2 I Off On
0L2 → − I Off
0L1 → − I Off
− → 0U1 III On Off
0U1 → − III Off
− → 0U2 II Off On
0U2 → − II Off
ip < 0
+ → 0U2 I Off On
0U2 → + I Off
0U1 → + I Off
+ → 0L1 III Off On
0L1 → + III Off
+ → 0L2 II Off On
0L2 → + II Off
− → 0L2 I Off
0L2 → − I On Off
0L1 → − I On Off
− → 0U1 III Off
0U1 → − III Off On
− → 0U2 II Off
0U2 → − II On Off
Table 3.10.: Definition of the switching transient types found in a single IGBT module within
a 3L-ANPC-VSC, in terms of its transient conditions.
Switching transient Transient definition in the switch T (before → after)
name time
Gate-Emitter voltage Collector-Emitter voltage Module current
vGE vCE iM
‘off’ tsw,off =VGE,on →<VGE,th ≈VCE,sat →≈VCE,bl = ip →≈0.1 · ip
‘on’ tsw,on =VGE,off →>VGE,th ≈VCE,bl →≈VCE,sat ≈0 →≈0.9 · ip
‘offGE’ tsw,offGE =VGE,on →<VGE,th ≪VCE,bl ≈0 or ≈ ip†
‘onGE’ tsw,onGE =VGE,off →>VGE,th ≪VCE,bl ≈0 or ≈ ip†
‘offV0’ tsw,offV 0 =VGE,on →<VGE,th ≪VCE,bl ≈ ip →≈0.1 · ip
‘onI0’ tsw,onI0 =VGE,off →>VGE,th ≈VCE,bl →≈0.9 · VDC / 2 ≈0
† A value of iM = ip indicates that the current flows through the FWD, considering that
ip < 0.
transient types is needed. Unlike, for instance, in a typical 2L-VSC, in a 3L-ANPC-VSC appear
more switching transient types:
• ‘off’ and ‘on’: switching transients which, after the change in vGE , generate the com-
mutation with switching losses due to the changes in vCE and iC .
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Figure 3.13.: State-machine of the 3L-ANPC-VSC phase leg, with all their respective switch-
ing states and transitions.
• ‘offGE’ and ‘onGE’: switching transients with no observable change in the blocking
voltages or flowing currents, only in the vGE , imposed by the gate driver.
• ‘offV0’: turn-off switching transient which, after the applied change in vGE , generate
an interruption of the current through the switch, while vCE remains low.
• ‘onI0’: turn-on switching transient which, after the applied positive voltage in vGE , the
switch is on and does not block voltage, but without current flowing through it.
The description of these transients, including the definition of their corresponding times
in terms of vGE , vCE and iM , is listed in Table 3.10.
The definition of the delay times between these different switching states can be exem-
plified observing Figure 3.15, which depicts the variables observed during the commutation
of two IGBTs within a half-bridge VSC at positive phase current. First, Ti is turned-off with a
duration defined by the ‘off’ switching transient time (tsw,off ), causing switching losses in this
device. After that, Tj is turned-on with a duration defined by the ‘onGE’ switching transient
time (tsw,onGE ), and current flowing through Dj . Moreover, as expected in an IGBT, tsw,off is
larger than tsw,onGE . To properly commute the converter without a short-circuited DC-link, a
transition time from ‘off’ to ‘onGE’ switching transients (toff→onGE ) is needed between these
states, such that
toff→onGE > tsw,off − tsw,onGE , (3.14)
in order to ensure a safety switching time (tsafe) where both devices are turned-off. The idea
is to have a value of tsafe as small as possible to minimize distortions in the output voltage,
but able to ensure a safe commutation without shoot-through operation or other undesired
behavior even at the worst case of a switching transient time, depending on the current
direction.
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Figure 3.14.: Depiction of the used zero states in a 3L-ANPC-VSC, balancing the losses with
type I and type III commutations.
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Figure 3.15.: Depiction of the delay times between two different switching states within
a 2L-VSC phase leg, with positive phase current: (a) phase leg topology; (b) voltage and
current variables over time.
When Tj is turned off, the duration of the transient is defined by the ‘offGE’ switching
transient time (tsw,offGE ), because the current still flows through the FWD. Then, Ti is turned
on, with a duration defined by the ‘on’ switching transient time (tsw,on) and observing turn-on
losses in that IGBT. Although tsw,offGE is expected to be shorter than tsw,off , the delay time
between the turn-off and the turn-on switching signals is still toff→onGE , because if ip < 0,
the turn-off in Tj has an ‘off’ transient.
In VSCs with just one commutation sequence between switching states, like the above
example, toff→onGE is equivalent to tdead [78]. Although there are different ways to determine
the value of tdead , in [54, 91] it is defined in terms of the turn-on delay time (td,on)* and the
*Defined from 10% of VGE,on to 10% of the commutation current (Icom) [1].
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Table 3.11.: Definition of the transition times between intermediate switching states, in
terms of their switching transient types.
Switching transient: Transition Definition Equivalent
previous next time (greater than) value
‘off’ ‘onGE’ toff→onGE > tsw,off − tsw,onGE tdead
‘offGE’ ‘offGE’ toffGE→offGE > tsw,offGE − tsw,offGE
‘offGE’ ‘off’ toffGE→off > tsw,offGE − tsw,off
‘offGE’ ‘onGE’ toffGE→onGE > tsw,offGE − tsw,onGE
‘offGE’ ‘onI0’ toffGE→onI0 > tsw,offGE − tsw,onI0
‘offGE’ ‘on’ toffGE→on > tsw,offGE − tsw,on
‘offV0’ ‘onGE’ toffV 0→onGE > tsw,offV 0 − tsw,onGE
‘offV0’ ‘onI0’ toffV 0→onI0 > tsw,offV 0 − tsw,onI0
‘onGE’ ‘offGE’ tonGE→offGE > tsw,onGE − tsw,offGE
‘onGE’ ‘offV0’ tonGE→offV 0 > tsw,onGE − tsw,offV 0
‘onGE’ ‘off’ tonGE→off > tsw,onGE − tsw,off
‘onI0’ ‘offGE’ tonI0→offGE > tsw,onI0 − tsw,offGE
‘onI0’ ‘off’ tonI0→off > tsw,onI0 − tsw,off
‘on’ ‘off’ ton→off > tsw,on − tsw,off
‘on’ ‘onGE’ ton→onGE > tsw,on − tsw,onGE
turn-off delay time (td,off )*, as
tdead > k(td,off − td,on), (3.15)
where k = 1.2 is used to ensure a reasonable value of tsafe. The above definition allows to
determine a value of tdead without previous measurements, and from the data sheet values.
In the 3L-ANPC-VSC, however, the commutations and their corresponding intermediate
switching states are more complicated to describe, and, in principle, other switching tran-
sient types (see Table 3.10) can be observed. Therefore, a deeper analysis of all the feasible
commutations between states is needed. A general definition for transition delay time from
the state S1 to the state S2 can be derived from the switching transient times previously
describes, which is expressed as
tS1→S2 ≥ tsw,S1 − tsw,S2, (3.16)
where tsw,S1 and tsw,S2 are the switching transient times of, respectively, S1 and S2.
A detailed description of all the commutation types is presented below, while Table 3.11
lists the different transition times between the states to be described.
Type I commutations: Figure 3.16 shows the state-machine of the switching sequences
between the states ‘+’ and ‘0U2’ in both directions. First, a start sequence transition signal
which indicates the change of state, namely ‘to 0U2’ or ‘to +’, is needed to start the com-
mutation sequence. After this signal, the next state can either turn-on or turn-off a specified
switch. Above each intermediate state, the value of vpm is shown, while the switching tran-
sient type, defined in Table 3.10, is indicated below each intermediate state, for both positive
and negative values of ip. Between the switching states, the time transitions in terms of the
switching transient types of the states they connect, which are defined in Table 3.11, are
indicated for both ip signs, as well as the implemented transitions, which correspond to the
worst-case scenario in terms of ip. It is important to note that, in all the state-machines, the
final state and the previous one have the same switching states, and the final transition has
*Defined from 90% of VGE,on to 90% of the commutation blocking voltage (Vcom) [1].
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sw. transient
(a)
0U2T5,offT1,onT6,on+
to +toffGE→onton→onGEtonGE→off
to +toff→onGEtonGE→onGEtonGE→offGE
to +toff→onGEton→onGEtonGE→off
VDC / 2 VDC / 2 VDC / 2 0 0at ip > 0:
VDC / 2 VDC / 2 VDC / 2 VDC / 2 0at ip < 0:
vpm
‘onGE’ ‘on’ ‘offGE’at ip > 0:
‘onGE’ ‘onGE’ ‘off’at ip < 0:
sw. transient
(b)
Transitions: ip > 0 ip < 0 implementation
Figure 3.16.: State-machine of the type I commutations between ‘+’ and ‘0U2’, including the
phase voltage, including the phase voltage and the switching transient type:(a) ‘+→ 0U2’;(b)
‘+ ← 0U2’.
the only goal of ensuring that the switching transients are properly reached before the next
commutation from a stationary switching state.
Figure 3.17 shows the blocked voltages and current paths within a 3L-ANPC-VSC phase
leg for each of the switching states in Figure 3.16, at both positive and negative values of ip.
In the left upper corner is the stationary non-zero state, while in the right lower corner is the
stationary zero state. The transitions between the non-zero ant the zero states, and back to
the non-zero state, follows a circular clockwise sequence.
Analyzing the commutation ‘+→0U2’ (see Figure 3.16a), and starting from ‘+’, the next
state ‘T6,off’ is applied after the ‘to 0U2’ command signal is acquired. In both directions of ip,
the switching transition type of this state is ‘offGE’, which means that there is no expected
change in either the blocking voltage or the conduction current in T6,p. After this switching
state, the behavior of the commutation changes depending on the phase current direction.
If ip> 0, the state ‘T1,off’ is applied after the transition time from ‘offGE’ to ‘off’ switch-
ing transients (toffGE→off ) is reached, generating an ‘off’ switching transient, with turn-off
losses in T1,p, and consequently the change in vpm from VDC / 2 to 0. After the toff→onGE is
reached, the state ‘T5,on’ is applied, but since ip already flows through D5,p, the expected
switching transient type in T5,p is ‘onGE’. Finally, after the transition time from ‘onGE’ to
‘offGE’ switching transients (tonGE→offGE ) is reached, the steady switching state ‘0U2’ ends
the commutation sequence. As mentioned before, the stationary switching state ‘0U2’ and
‘T5,on’ are the same in terms of the switching states of all the IGBTs within the phase leg.
If ip< 0, the state ‘T1,off’, reached after ‘T6,off’, is applied after the transition time from
‘offGE’ to ‘offGE’ switching transients (toffGE→offGE ) is reached, but since ip flows through
D1,p, the turn-off of T1,p generates only an ‘offGE’ switching transient. After the transition
time from ‘offGE’ to ‘offGE’ switching transients (toffGE→on) is reached, the state ‘T5,on’ is
applied with an ‘on’ switching transient, which generates the current commutation to T5,p
and D2,p, with the corresponding turn-on losses in the aforementioned IGBT, as well as
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Figure 3.17.: 3L-ANPC-VSC phase leg during each state involved in the type I commutations
‘+→0U2’ and ‘0U2→+’: (a) and (g) ‘+’ and ‘T6,on’; (b) and (h) ‘T6,off’; (c) and (i) ‘T1,off’; (f)
and (l) ‘T5,on’ and ‘0U2’; (e) and (k) ‘T5,off’; (d) and (j) ‘T1,on’; (a) to (f) ip >0; (g) to (l) ip <0;
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− T5,off T4,off T6,on 0L2
to 0L2 toffGE→off toff→onGE tonGE→off
to 0L2 toffGE→offGE toffGE→on ton→off
to 0L2 toffGE→offGE toff→onGE ton→off
−VDC / 2 −VDC / 2 −VDC / 2 0 0at ip > 0:
−VDC / 2 −VDC / 2 0 0 0at ip < 0:
vpm
‘offGE’ ‘offGE’ ‘on’at ip > 0:
‘offGE’ ‘off’ ‘onGE’at ip < 0:
sw. transient
(a)
0L2T6,offT4,onT5,on−
to -toffGE→onton→onGEtonGE→off
to -toff→onGEtonGE→onGEtonGE→offGE
to -toff→onGEton→onGEtonGE→off
−VDC / 2 −VDC / 2 −VDC / 2 −VDC / 2 0at ip > 0:
−VDC / 2 −VDC / 2 −VDC / 2 0 0at ip < 0:
vpm
‘onGE’ ‘onGE’ ‘off’at ip > 0:
‘onGE’ ‘on’ ‘offGE’at ip < 0:
sw. transient
(b)
Transitions: ip > 0 ip < 0 implementation
Figure 3.18.: State-machine of the type I commutations between ‘-’ and ‘0L2’, including the
phase voltage and the switching transient type:(a) ‘- → 0L2’;(b) ‘0L2 → -’.
reverse-recovery losses in D1,p and the change in vpm from VDC / 2 to 0. Finally, after the
transition time from ‘on’ to ‘off’ switching transients (ton→off ) is reached, the commutation
process ends with the steady switching state ‘0U2’.
The reverse commutation ‘0U2→+’ (see Figure 3.16b) starts from ‘0U2’, and after receiv-
ing the command ‘to +’, different switching transients occur depending on the direction of
ip.
If ip> 0, the state ‘T5,off’ only generates an ‘offGE’ switching transient because ip flows
through D5,p. After toffGE→on, ‘T1,on’ is applied, with an ‘on’ switching transient in T1,p, which
means turn-on losses in this IGBT, reverse recovery losses in D5,p and the change in vpm from
0 to VDC / 2. After the transition time from ‘on’ to ‘onGE’ switching transients (ton→onGE ) is
reached, ‘T6,on’ is applied, which only generates an ‘onGE’ switching transient in T6,p. Finally,
after the transition time from ‘onGE’ to ‘off’ switching transients (tonGE→off ) is reached, the
sequence ends with the state ‘+’.
If ip<0, the state ‘T5,off’ generates an ‘off’ switching transient in T5,p, with the commuta-
tion and turn-off losses in the corresponding IGBT, and the change in vpm from 0 to VDC / 2.
After toff→onGE , the state ‘T1,on’ is applied, which only generates an ‘onGE’ transient, since
ip already flows through D1,p. When the transition time from ‘onGE’ to ‘onGE’ switching
transients (ton→onGE ) is reached, ‘T6,on’ is applied, and only an ‘onGE’ switching transient in
T6,p is expected. Finally, after tonGE→offGE , the sequence ends with the state ‘+’.
From the above described commutation sequences, it is clear that the instant when the
commutation occurs and vpm changes depends on the phase current direction. Moreover,
the type I commutations need three intermediate switching states to be properly achieved,
but only one of these intermediate states needs a transition time comparable with tdead ,
in the implemented worst-case scenario, to toff→onGE after ‘T1,off’ (‘0U1→+’) and ‘T5,off’
(‘+→0U1’). In comparison, the other transition times (toffGE→offGE , ton→off , ton→onGE and
tonGE→off ) are not determinant. As expected, the switching losses are located in the outer
and NP devices.
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Figure 3.18 shows the state-machine of the switching sequences between the states ‘-’
and ‘0L2’ in both directions. Its behavior is similar to the already described commutations
between ‘+’ and ‘0U2’, but switching the device corresponding to the opposite DC-link half.
0U1T4,offT6,onT5,offT1,on+
to +toffGE→onI0tonI0→offGEtoffGE→onton→off
to +toffGE→onI0tonI0→offtoff→onGEtonGE→offGE
to +toffGE→onI0tonI0→offGEtoff→onGEton→off
VDC / 2 VDC / 2 0 0 0 0at ip > 0:
VDC / 2 VDC / 2 VDC / 2 0 0 0at ip < 0:
vpm
‘on’ ‘offGE’ ‘onI0’ ‘offGE’at ip > 0:
‘onGE’ ‘off’ ‘onI0’ ‘offGE’at ip < 0:
sw. transient
(a)
0U1T4,onT6,offT5,onT1,off+
to 0U1 toff→onGE tonGE→offV0 toffV0→onI0 tonI0→off
to 0U1 toffGE→on ton→offGE toffGE→onI0 tonI0→off
to 0U1 toff→onGE tonGE→offV0 toffV0→onI0 tonI0→off
VDC / 2 VDC / 2 0 0 0 0at ip > 0:
VDC / 2 VDC / 2 VDC / 2 0 0 0at ip < 0:
vpm
‘off’ ‘onGE’ ‘offV0’ ‘onI0’at ip > 0:
‘offGE’ ‘on’ ‘offGE’ ‘onI0’at ip < 0:
sw. transient
(b)
Transitions: ip > 0 ip < 0 implementation
Figure 3.19.: State-machine of the type I-U commutations between ‘+’ and ‘0U1’, including
the phase voltage and the switching transient type: (a) ‘0U1 → +’; (b) ‘+ → 0U1’ (not used
in normal operation).
Unidirectional type I (type I-U) commutations: Figure 3.19 shows the state-machine of
the switching sequences ‘0U1→+’ and ‘+→0U1’, the latter not used in normal operation.
Figure 3.20 shows the blocked voltages and current paths within a 3L-ANPC-VSC phase leg
for each of the intermediate switching states included in the commutations ‘0U1→+’ and
‘+→0U1’ at positive and negative phase currents.
Starting with the commutation sequence ‘0U1→+’ (see Figure 3.19a) at ip> 0, it begins
with ‘0U1’, and after the command signal ‘to +’, the state ‘T4,off’ is applied, which has
an ‘offGE’ transient in such IGBT. After the transition time from ‘offGE’ to ‘onI0’ switching
transients (toffGE→onI0) is reached, ‘T6,on’ is applied. Here, the phase current is able to be
distributed through both zero paths, defined by a current distribution factor (kd ) (see Figure
3.20c): the upper zero path (D5,p and T2,p, expressed as kd ip) and the lower zero path (T6,p
and D3,p, expressed as (1 − kd )ip). However, the only expected change after applying ‘T6,on’
is that T6,p stops to block VDC / 2 (which means an ‘onI0’ switching transient), because right
after T6,p is on, the kd has a value of 1, which means that, at the beginning, all the phase
current still flows through the upper zero path. As time goes by, the current through the
lower zero path increases, i.e., kd slowly decreases, given by the impedance of such current
path. After the transition time from ‘onI0’ to ‘offGE’ switching transients (tonI0→offGE ) is
reached, ‘T5,off’ is applied, but since ip flows through D5,p, the switching transient here is
‘offGE’. After toffGE→on, ‘T1,on’ is applied and an ‘on’ switching transient is observed in T1,p,
with turn-on losses in the corresponding IGBT and reverse-recovery losses in D5,p, as well
48 3. Structure, function and characteristics of NPC-based VSCs
Ti,pBlocking voltage:
Current:
≈ VDC / 2 ≈ 0
ip kd ip (1−kd )ip kd ip; kd ≈1 (1−kd )ip; kd ≈1Next state Turned-on deviceSwitching losses
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(a)
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(b)
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(c)
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(d)
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(e)
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(f)
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(g)
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(h)
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(i)
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(j)
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(k)
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(l)
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(m)
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(n)
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(o)
T1,p
T2,p
T3,p
T4,p
T5,p
T6,p
ip
p
m
VDC
2
VDC
2
(p)
Figure 3.20.: 3L-ANPC-VSC phase leg during each state involved in the type type I-U com-
mutations ‘0U1→+’ and ‘+→0U1’: (a) and (i) ‘0U1’ and ‘T4,on’; (b) and (j) ‘T4,off’; (c) and (k)
‘T6,off’; (d) and (l) ‘T5,off’; (h) and (p) ‘T1,on’ and ‘+’; (g) and (o) ‘T1,off’; (f) and (n) ‘T5,on’; (e)
and (m) ‘T6,off’; (a) to (h) ip >0; (i) to (p) ip <0;
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0L1T1,offT5,onT6,offT4,on−
to -toffGE→onI0tonI0→offtoff→onGEtonGE→off
to -toffGE→onI0tonI0→offGEtoffGE→onton→off
to -toffGE→onI0tonI0→offGEtoff→onGEton→off
−VDC / 2 −VDC / 2 −VDC / 2 0 0 0at ip > 0:
−VDC / 2 −VDC / 2 0 0 0 0at ip < 0:
vpm
‘onGE’ ‘off’ ‘onI0’ ‘offGE’at ip > 0:
‘on’ ‘offGE’ ‘onI0’ ‘offGE’at ip < 0:
sw. transient
(a)
0L1T1,onT5,offT6,onT4,off−
to 0L1 toffGE→on ton→offGE toffGE→onGE tonGE→off
to 0L1 toff→onGE tonGE→offV0 toffV0→onGE tonGE→off
to 0L1 toff→onGE tonGE→offV0 toffV0→onGE tonGE→off
VDC / 2 VDC / 2 0 0 0 0at ip > 0:
VDC / 2 VDC / 2 VDC / 2 0 0 0at ip < 0:
vpm
‘offGE’ ‘on’ ‘offGE’ ‘onGE’at ip > 0:
‘off’ ‘onGE’ ‘offV0’ ‘onGE’at ip < 0:
sw. transient
(b)
Transitions: ip > 0 ip < 0 implementation
Figure 3.21.: State-machine of the type I-U commutations between ‘-’ and ‘0L1’, including
the phase voltage and the switching transient type: (a) ‘0L1 → -’; (b) ‘- → 0L1’.
as the change in vpm from 0 to VDC / 2. This state also generates reverse-recovery losses in
D3,p, but it is expected that the current in this FWD right before the commutation is small
enough to be neglected. Finally, after ton→off , the stationary switching state ‘+’ is reached
and the commutation is finished.
Analyzing the commutation sequence ‘0U1→+’, but at ip< 0 (see Figure 3.19a), the state
‘T4,off’ is applied, with an ‘offGE’ transient in such IGBT. After toffGE→onI0, ‘T6,on’ is applied,
with an ‘onI0’ switching transient, but in this case ip can not flow through the lower zero
path. When the transition time from ‘onI0’ to ‘off’ switching transients (tonI0→off ) is reached,
‘T5,off’ is applied, which generates an ‘off’ switching transient in T5,p, with its corresponding
commutation in vpm from 0 to VDC / 2 and turn-off losses in the corresponding active switch.
After toff→onGE , ‘T1,on’ is applied, which has an ‘onGE’ transient. Finally, after tonGE→offGE ,
‘+’ is reached and the commutation is finished.
Compared with the type I commutation ‘0U2→+’, it is clear that the type I-U commutations
require more intermediate switching states, and hence a larger total time to be applied.
In the type I-U commutation, the largest transition times in a worst-case implementation
are two: toffGE→onI0 after ‘T4,off’ and before ‘T6,on’, and toff→onGE after ‘T5,off’ and before
‘T1,on’, both of them used in order to avoid short-circuits. The switching losses here are
located in the outer and NP devices, as expected in type I commutations.
Although not used in normal operation, the switching sequence ‘+→0U1’ (see Figure
3.19b) is also possible to implement. Starting with ‘+’ at ip> 0, the state ‘T1,off’ is ap-
plied after the ‘to 0U1’ command is acquired, with an ‘off’ transient and the corresponding
turn-off losses in T1,p and a change in vpm from VDC / 2 to 0. Moreover, ip is immediately
divided between the upper and lower zero paths, depending on the impedances of both cur-
rent paths, i.e., kd has a value between 0 and 1 (see Figure 3.20g). After toff→onGE , the state
‘T5,on’ is applied, which has an ‘offGE’ transient. When the transition time from ‘onGE’ to
‘offV0’ switching transients (tonGE→offV 0) is reached, ‘T6,off’ is applied with an ‘offV0’ tran-
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sient, which means that the current though the lower zero path is interrupted, but the vCE in
T6,p does not change significantly, implying a lossless commutation in that IGBT and in D3,p.
When the transition time from ‘offV0’ to ‘onI0’ switching transients (toffV 0→onI0) is reached,
‘T4,on’ is applied with an ‘onI0’ transient, which means that the turn-on in T4,p generates
a change in its vCE but without current (see Figure 3.20a). Finally, after tonI0→off , the state
‘0U1’ is reached and the switching sequence finishes.
Starting the ‘+→0U1’ with ‘+’ at ip< 0, ‘T1,off’ is applied with an ‘offGE’ transient. Af-
ter toffGE→on, ‘T5,on’ is applied with an ‘on’ transient, implying turn-on losses in T5,p and
reverse-recovery losses in D1,p, and the change in vpm from VDC / 2 to 0. When the transition
time from ‘on’ to ‘offGE’ switching transients (ton→offGE ) is reached, ‘T6,off’ is applied with
an ‘offGE’ transient. After toffGE→onI0, ‘T4,on’ is applied with an ‘onI0’ transient in this IGBT.
Finally, after tonI0→off , switching sequence ends with ‘0U1’.
Figure 3.21 shows the state-machine of the type I-U commutations ‘0L1→-’ and ‘-→0L1’,
which have a similar behavior compared with the commutations with ‘+’, but switching the
devices of the opposite DC-link half.
+ T1,off T3,on T2,off 0L2
to 0L2 toff→onGE tonGE→offV0 toffV0→onGE
to 0L2 toffGE→on ton→offGE toffGE→onGE
to 0L2 toff→onGE ton→offGE toffV0→onGE
VDC / 2 0 0 0 0at ip > 0:
VDC / 2 VDC / 2 0 0 0at ip < 0:
vpm
‘off’ ‘onGE’ ‘offV0’at ip > 0:
‘offGE’ ‘on’ ‘offGE’at ip < 0:
sw. transient
(a)
0L2T2,onT3,offT1,on+
to +tonGE→offGEtoffGE→onton→off
to +tonGE→offtoff→onGEtonGE→offGE
to +tonGE→offGEtoff→onGEton→off
VDC / 2 VDC / 2 0 0 0at ip > 0:
VDC / 2 VDC / 2 VDC / 2 0 0at ip < 0:
vpm
‘on’ ‘offGE’ ‘onGE’at ip > 0:
‘onGE’ ‘off’ ‘onGE’at ip < 0:
sw. transient
(b)
Transitions: ip > 0 ip < 0 implementation
Figure 3.22.: State-machine of the type II commutations between ‘+’ and ‘0L2’, including
the phase voltage and the switching transient type:(a) ‘+ → 0L2’;(b) ‘0L2 → +’.
Type II commutations: Figure 3.22 shows the state-machine of the type II commutations
‘+→0L2’ and ‘0L2→+’ for both directions of ip, while Figure 3.23 shows the blocked voltages
and current paths within a 3L-ANPC-VSC phase leg for the aforementioned commutations,
at positive and negative values of ip.
Analyzing the commutation sequence ‘+→0L2’ at ip> 0 (see Figure 3.22a), it starts with
‘+’, and after the ‘to 0L2’ command, the state ‘T1,off’ is reached with an ‘off’ transient. The
aforementioned state generates turn-off losses in T1,p and the change in vpm from VDC / 2 to 0.
Moreover, after ‘T1,off’, ip instantly flows through both zero paths, with 0<kd<1, depending
on the impedance observed in both current paths (see Figure 3.23b). After toff→onGE , ‘T3,on’
is applied with an ‘onGE’ transient, since part of the current already flows through D3,p. After
tonGE→offV 0, ‘T2,off’ is applied with an ‘offV0’ transient, because the current through the
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Figure 3.23.: 3L-ANPC-VSC phase leg during each state involved in the type II commutations
‘+→0L2’ and ‘0L2→+’: (a) and (g) ‘+’ and ‘T1,on’; (b) and (h) ‘T1,off’; (c) and (i) ‘T3,on’; (f)
and (l) ‘T2,off’ and ‘0L2’; (e) and (k) ‘T2,on’; (d) and (j) ‘T3,off’; (a) to (d) ip >0; (g) to (j) ip <0;
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− T4,off T2,on T3,off 0U2
to 0U2 toff→onGE tonGE→offV0 toffV0→onGE
to 0U2 toffGE→on ton→offGE toffGE→onGE
to 0U2 toff→onGE ton→offGE toffV0→onGE
−VDC / 2 −VDC / 2 0 0 0at ip > 0:
−VDC / 2 0 0 0 0at ip < 0:
vpm
‘offGE’ ‘on’ ‘offGE’at ip > 0:
‘off’ ‘onGE’ ‘offV0’at ip < 0:
sw. transient
(a)
0U2T3,onT2,offT4,on−
to -tonGE→offGEtoffGE→onton→offGE
to -tonGE→offtoff→onGEtonGE→offGE
to -tonGE→offGEtoff→onGEton→off
−VDC / 2 −VDC / 2 −VDC / 2 0 0at ip > 0:
−VDC / 2 −VDC / 2 0 0 0at ip < 0:
vpm
‘onGE’ ‘off’ ‘onGE’at ip > 0:
‘on’ ‘offGE’ ‘onGE’at ip < 0:
sw. transient
(b)
Transitions: ip > 0 ip < 0 implementation
Figure 3.24.: State-machine of the commutation type II between ‘-’ and ‘0U2’, including the
phase voltage and the switching transient type: (a) ‘+ → 0L2’; (b) ‘0L2 → +’.
upper zero path is interrupted, but without a noticeable vCE change in T2,p. Finally, when
the transition time from ‘offV0’ to ‘onGE’ switching transients (toffV 0→onGE ) is reached, the
commutation ends with ‘0L2’.
The commutation ‘+→0L2’ at ip<0 starts applying the state ‘T1,off’ after the ‘to 0L2’ com-
mand, which has an ‘offGE’ transient. After toffGE→on, ‘T3,on’ is applied and the ‘on’ transient
occurs, with turn-on losses in this IGBT and reverse-recovery losses in D1,p, as well as the
change in vpm from VDC / 2 to 0. It is important to remark that after the aforementioned state,
T5,p is forced to block a voltage near zero, even though the device is turned-off during the
whole commutation sequence, because that blocking voltage in the latter device is imposed
by the mesh composed of T5,p, T2,p, T3,p and T6,p, and all the other switched are turned-on.
Finally, when the transition time from ‘offGE’ to ‘onGE’ switching transients (toffGE→onGE ) is
reached, the switching sequence ends with the state ‘0L2’.
Analyzing the inverse commutation sequence ‘0L2→+’ at ip>0 (see Figure 3.22b), it starts
with ‘0L2’, and after the ‘to +’ command, the state ‘T2,on’ is reached with an ‘onGE’ transient.
Here, ip is able to flow through both zero paths, although right after T2,p is turned on, the
current through the upper zero path is zero, i.e., kd=0 (see Figure 3.23c). As time goes by, the
current through T2,p and D5,p slowly starts to increase, with the corresponding decrement
in the current through the lower zero path. After tonGE→offGE , the state “T3,off” is applied,
but it only generates an ‘offGE’ transient, while prediction horizon time (kp) keeps slowly
increasing. After toffGE→on, ‘T1,on’ is applied and the ‘on’ transition occurs, which implies
turn-on losses in T1,p, reverse-recovery losses in D3,p and the change in vpm from 0 to VDC / 2.
In principle, there are also reverse-recovery losses in D5,p, but the magnitude of the current
through the upper zero path (kd ip) is expected to be very small, and hence these losses are
neglected. Finally, after ton→off , the sequence finishes in the state ‘+’.
The commutation sequence ‘0L2→+’ at ip<0 applies the state ‘T2,on’ after the command
‘to +’. Such state has only an ‘onGE’ transient, without any change in the current path or
blocked voltages. After tonGE→off , ‘T3,off’ is applied with an ‘off’ transient in T3,p, with the
commutation and turn-off losses in the aforementioned IGBT, and the change in vpm from 0
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to VDC / 2. Finally, after tonGE→offGE , the sequence finishes in the state ‘+’.
The above described switching sequences show that the current is able to flow through
both zero paths when ip> 0. Nevertheless, the non-negligible switching losses are located,
as expected, in the outer and inner devices. Moreover, as well as the type I (short) com-
mutations, the type II ones require the same amount of steps (three intermediate switching
states), but with different transition times.
Finally, Figure 3.24 shows the state-machine of the type II commutations ‘-→0U2’ and
‘0U2→-’ for both directions of ip. The behavior of these switching sequences is similar to
the above described type II commutations, but switching the devices of the opposite DC-link
half.
+ T2,off T3,on 0L1
to 0L1 toff→onGE tonGE→offGE
to 0L1 toffGE→on ton→off
to 0L1 toff→onGE ton→off
VDC / 2 0 0 0at ip > 0:
VDC / 2 VDC / 2 0 0at ip < 0:
vpm
‘off’ ‘onGE’at ip > 0:
‘offGE’ ‘on’at ip < 0:
sw. transient
(a)
0L1T3,offT2,on+
to +toffGE→onton→off
to +toff→onGEtonGE→offGE
to +toff→onGEton→off
VDC / 2 VDC / 2 0 0at ip > 0:
VDC / 2 VDC / 2 VDC / 2 0at ip < 0:
vpm
‘on’ ‘offGE’at ip > 0:
‘onGE’ ‘off’at ip < 0:
sw. transient
(b)
Transitions: ip > 0 ip < 0 implementation
Figure 3.25.: State-machine of the type III commutations between ‘+’ and ‘0L1’, including
the phase voltage and the switching transient type: (a) ‘+ → 0L1’; (b) ‘0L1 → +’.
Type III commutations: Figure 3.25 shows the state-machine of the type III commutations
‘+→0L1’ and ‘0L1→+’ for both directions of ip, while Figure 3.26 shows the blocked voltages
and current paths within a 3L-ANPC-VSC phase leg for the aforementioned commutations,
at positive and negative values of ip.
Analyzing the commutation sequence ‘+→0L1’ at ip>0 (see Figure 3.25a), it starts with ‘+’,
and after the command ‘to 0L1’, the state ‘T2,off’ is reached with an ‘off’ transient, meaning
turn-off losses in T2,p and the change in vpm from VDC / 2 to 0. After toff→onGE , ‘T3,on’ is
applied, which only generates an ‘onGE’ transient. Finally, after tonGE→offGE , the sequence
ends with ‘0L1’.
At ip< 0, the commutation ‘+→0L1’ applies, after the command ‘to 0L1’, ‘T2,off’ with an
‘offGE’ transient. After toffGE→on, ‘T3,on’ is applied and the ‘on’ transient is observed, which
implies turn-on losses in T3,p, reverse-recovery losses in D2,p, and the change in vpm from
VDC / 2 to 0. Finally, when ton→off is reached, the sequence ends with ‘0L1’.
The reverse commutation ‘0L1→+’ at ip> 0 (see Figure 3.25b) starts applying the state
‘T3,off’ after the command ‘to +’ is acquired, with only an ‘offGE’ transient. After toffGE→on,
‘T2,on’ is applied and the ‘on’ transient is observed, with turn-on losses in T2,p, reverse-re-
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Figure 3.26.: 3L-ANPC-VSC phase leg during each state involved in the type III commutations
‘+→0L1’ and ‘0L1→+’: (a) and (c) ‘+’ and ‘T2,on’; (b) and (d) ‘T2,off’; (f) and (h) ‘T3,on’ and
‘0L1’; (e) and (g) ‘T3,off’; (a), (b), (f) and (e) ip >0; (c), (d), (h) and (g) ip <0;
− T3,off T2,on 0U1
to 0U1 toff→onGE tonGE→off
to 0U1 toffGE→on ton→off
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Transitions: ip > 0 ip < 0 implementation
Figure 3.27.: State-machine of the commutation type III between ‘-’ and ‘0U1’, including the
phase voltage and the switching transient type: (a) ‘+ → 0L1’; (b) ‘0L1 → +’.
3.3. The 3L-ANPC-VSC 55
0U1 + 0U2 + 0L2 + 0L1 +type I-U type I type I type II type II type III type III
0
1
T1
0
1
T2
0
1
T3
0
1
T4
0
1
T5
0
1
T6
toffGE→onI0
tonI0→offGE
toff→onGE
ton→off toffGE→off
toff→onGE
ton→off
toff→onGE
ton→onGE
tonGE→off
toff→onGE
ton→offGE
toffV0→onGE
tonGE→offGE
toff→onGE
ton→off
toff→onGE
ton→off
toff→onGE
ton→off
(a)
0L1 − 0L2 − 0U2 − 0U1 −type I-U type I type I type II type II type III type III
0
1
T1
0
1
T2
0
1
T3
0
1
T4
0
1
T5
0
1
T6
toffGE→onI0
tonI0→offGE
toff→onGE
ton→off toffGE→off
toff→onGE
ton→off
toff→onGE
ton→onGE
tonGE→off
toff→onGE
ton→offGE
toffV0→onGE
tonGE→offGE
toff→onGE
ton→off
toff→onGE
ton→off
toff→onGE
ton→off
(b)
Figure 3.28.: Switching signals of the 3L-ANPC-VSC with all the feasible states and commutations: (a) modulation of a positive output voltage; (b)
modulation of a negative output voltage.
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Figure 3.29.: Block diagram of the ALB scheme for the 3L-ANPC-VSC [25, 26].
covery losses in D3,p and the commutation which changes vpm from 0 to VDC / 2. Finally, after
ton→off , the sequence ends with ‘+’.
At ip< 0, ‘0L1→+’ starts with ‘T3,off’, and the ‘off’ transient is observed, with turn-off
losses in the corresponding IGBT. After toff→onGE , ‘T2,on’ is applied and only an ‘onGE’ tran-
sient is expected. Finally, after ton→offGE , the sequence ends with ‘+’.
Compared with the type I and II commutations, the type III ones require less intermediate
switching states. To be more precise, only the two inner IGBTs change their states, in
the same way a 2L-VSC, for instance, is commuted. The above means that the only critical
transition time is, in a worst-case scenario, toff→onGE between the intermediate states, which
is equivalent to the turn-on dead time tdead .
Finally, Figure 3.27 shows the state-machine of the type III commutations ‘-→0U1’ and
‘0U1→-’ for both directions of ip. The behavior of these switching sequences is similar to the
above described type III commutations, but switching the devices of the opposite DC-link
half.
As a summary, Figure 3.28 shows the logical waveforms of all the feasible commutation
sequences in terms of the firing signals over time, indicating the corresponding transition
times between each intermediate switching state.
3.3.4. LOSS BALANCING SCHEMES
As previously stated, the 3L-ANPC-VSC allows the use of different redundant zero-level
switching states to select the semiconductors which experiences losses. Compared with
the 3L-NPC-VSC, this feature is a great advantage in terms of power loss distribution, and
therefore, of the maximum power the converter can deliver, However, the improved loss dis-
tributions (compared with the ones obtained with a 3L-NPC-VSC) needs to be calculated and
controlled to achieve the desired enhanced performance. The goal of all the loss balancing
strategies is to distribute the power losses such that the junction temperature of the most
stressed devices within a phase leg is reduced as much as possible.
3.3.4.1. ACTIVE LOSS BALANCING (ALB)
The block diagram of the active loss balancing (ALB) scheme developed by Thomas Brück-
ner et. al [24–26] is shown in Figure 3.29. This loss balancing scheme is located after the
PWM modulator, which generates the level voltage of the phase p (vl,p) (three in this case).
The main block of the ALB scheme is the decision chart, which decides the switching state
voltage of the phase p (vst,p) to be applied in terms of vl,p, ip and the junction temperature
vector of the phase p (ϑj,p) of all the semiconductors. Since the junction temperature of a
semiconductor in a commercial application can be hardly measured by direct means, it must
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be estimated. Although there are methods to estimate the junction temperature in real time
by measuring the electrical parameters of the power semiconductor (e.g. [92, 93]), in this
case Figure 3.29 shows a junction temperature estimation based on the thermal parameters
as well as the power losses model of the semiconductors and the power converter [94–96].
To estimate the power losses pl,S of a considered semiconductor S within the 3L-ANPC-VSC
during a sample instant n, both the conduction currents and the blocking voltages are nec-
essary, as well as the switching and/or conduction state of the semiconductor. In this case,
the conduction losses pl,con of the switch S are given by
pl,con,S[n] = kcon,S[n] · pcon,S
(
ip[n],ϑj,S[n]
)
, (3.17)
where ϑj,S is the junction temperature of the semiconductor S and kcon,S are the conduction
condition of the component (1 if conducts, 0 if not) which depends on the switching state
vst,p and can derived from Table 3.8 for the 3L-ANPC-VSC. The switching loss (either turn-on
or turn-off) pl,on/ off,S[n] of each commuted switch S can be calculated as
pl,on/ off,S[n] = kon/ off,S[n] ·
eon/ off,S
(
ip[n], vbl [n],ϑj,S[n], vst,p[n], vst,p[n − 1],
)
∆Tsamp
, (3.18)
where vbl is the blocking voltage of the semiconductors (in this case, VDC / 2), ∆Tsamp is the
sample time interval, and ksw,S is the switching condition of S (1 if switches with losses, 0
otherwise) derived from Table 3.9 for each commutation. It is important to note that the
switching energy function eon/ off,S also depends on the commutation, namely the current
and previous switching states, vst,p[n] and vst,p[n − 1] respectively, because each commuta-
tion has different Lσ and therefore different switching losses [7, 9]. However, both vst,p and
ϑj,S may be neglected from the power loss functions if their influence is not important.
The real-time calculation of ϑj uses the already calculated power losses and the thermal
model of the converter. In the case of the IGBT module, the differential junction temperature
∆Θj,T (z) of the IGBT T , and the differential junction temperature of the corresponding FWD
∆Θj,D(z), both of them in the Zeta-domain, can be calculated by using:(
∆Θj,T (z)
∆Θj,D(z)
)
= Hϑ(z)
(
Ploss,T (z)
Ploss,D(z)
)
(3.19)
where Hϑ(z) is the temperature transfer function given by the equivalent thermal circuit (ei-
ther Foster or Cauer). Finally, the ϑj of both semiconductors of the IGBT module can be
calculated as (
ϑj,T [n]
ϑj,D[n]
)
=
(
∆ϑj,T [n]
∆ϑj,D[n]
)
+ ϑamb[n], (3.20)
where ϑamb is the ambient temperature.
With the instantaneousϑj already calculated, the decision chart shown in Table 3.12 allows
to choose the zero state such that the semiconductor with the hottest junction temperature
is not stressed during the next commutation. The table is read as follows: During a com-
mutation from ‘+’ to ‘0’ imposed by the modulator, if ip > 0, ϑj,T 1 > ϑj,T2 and ϑj,D5 > ϑj,D3,
the type III commutation to ‘0L1’ is selected, because the ϑj comparison indicates that the
most stressed devices are either the outer IGBTs or the NP diodes. Therefore, the selected
type III commutation stresses only the inner semiconductors with switching losses. The
desired zero state is then applied by the commutation state-machine.
Other reduced decision charts can be used in the ALB scheme, but compared with the
chart of Table 3.12 they have a reduced performance in terms of temperature balance, par-
ticularly in generator operation (DPF < 0), because these operation points also need type II
commutations to achieve an optimum temperature balance [26].
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Table 3.12.: Decision chart for choosing the appropiate zero state as function of the junction
temperatures, used in the ALB scheme [26].
Comm.
Phase Junction temperatures Zero
Type
current Outer T/D - Inner T/D NP D/T - Inner D/T Outer T/D - Inner D/T state
‘+ → 0’
ip > 0
ϑj,T1 > ϑj,T2
ϑj,D5 > ϑj,D3 ‘0L1’ III
ϑj,D5 ≤ ϑj,D3 ϑj,T1 > ϑj,D3 ‘0L1’ IIIϑj,T1 ≤ ϑj,D3 ‘0U2’ I
ϑj,T 1 ≤ ϑj,T2 ϑj,D5 > ϑj,D3 ‘0L2’ IIϑj,D5 ≤ ϑj,D3 ‘0U2’ I
ip ≤ 0 ϑj,D1 > ϑj,D2
ϑj,T5 > ϑj,T3 ‘0L1’ III
ϑj,T 5 ≤ ϑj,T3 ϑj,D1 > ϑj,T3 ‘0L1’ IIIϑj,D1 ≤ ϑj,T3 ‘0U2’ I
ϑj,D1 ≤ ϑj,D2 ϑj,T5 > ϑj,T3 ‘0L2’ IIϑj,T 5 ≤ ϑj,T3 ‘0U2’ I
‘- → 0’
ip > 0
ϑj,D4 > ϑj,D3
ϑj,T6 > ϑj,T2 ‘0U1’ III
ϑj,T 6 ≤ ϑj,T2 ϑj,D4 > ϑj,T2 ‘0U1’ IIIϑj,D4 ≤ ϑj,T2 ‘0L2’ I
ϑj,D4 ≤ ϑj,D3 ϑj,T6 > ϑj,T2 ‘0U2’ IIϑj,T 6 ≤ ϑj,T2 ‘0L2’ I
ip ≤ 0 ϑj,T4 > ϑj,T3
ϑj,D6 > ϑj,D2 ‘0U1’ III
ϑj,D6 ≤ ϑj,D2 ϑj,T4 > ϑj,D2 ‘0U1’ IIIϑj,T4 ≤ ϑj,D2 ‘0L2’ I
ϑj,T 4 ≤ ϑj,T3 ϑj,D6 > ϑj,D2 ‘0U2’ IIϑj,D6 ≤ ϑj,D2 ‘0L2’ I
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Figure 3.30.: FLB scheme for the 3L-ANPC-VSC: (a) Block diagram; (b) decision chart with
the optimal ratio between type I and type III commutations [26, 97].
3.3.4.2. FEED-FORWARD LOSS BALANCING (FLB)
One of the main drawbacks of the previously described ALB scheme is the requirement
of a significant amount of computational power for the online calculation of the junction
temperatures, which must be integrated in the control platform. To overcome this issue,
a feed-forward loss balancing (FLB) scheme is proposed in [26, 97]. The block diagram of
such controller is shown in Figure 3.30a, and basically consists of a decision chart like the
one shown in Figure 3.30b composed by sectors with different ratios between type I and
type III commutations, mapped on a x-y plane consisting of all the feasible values of ma and
DPF. This decision chart is obtained through off-line simulations of the converter at different
operating points using the ALB scheme.
Although this loss balancing method is simpler than the ALB scheme, its performance is
3.3. The 3L-ANPC-VSC 59
PWM
Calculation of
prediction horizon
and combinations
Prediction
of ip
Optimization of
function cost
Power loss
prediction # 1
Junction temp.
prediction # 1
Power loss
prediction # 2
Junction temp.
prediction # 2
Power loss
prediction # n
Junction temp.
prediction # n
Commutation
state-machine
vl,p
kp
vst,p
3L-ANPC
sg,p
ipred,p
ip[n]
sst,comkst,com
ploss,com 1,p
ploss,com 2,p
ploss,com n,p
ϑj,com 1,p
ϑj,com 2,p
ϑj,com n,p
...
...
Junction temperature prediction for all the combinations
Predictive active loss balancing scheme
Figure 3.31.: Block diagram of the PALB scheme for the 3L-ANPC-VSC [7, 98, 99].
reduced compared with the latter one, especially with DPF<0, mostly due to the use of only
type I and type III commutations [26].
3.3.4.3. PREDICTIVE ACTIVE LOSS BALANCING (PALB)
The predictive active loss balancing (PALB) scheme proposed in [7, 98, 99] states to im-
prove the performance of the ALB method by predicting in real time the optimal zero-state
which minimizes the junction temperature of the hottest semiconductors during a given pre-
diction horizon.
The block diagram of this control scheme is shown, in a simple form, in Figure 3.31. It
consists of a block which determines, just after a commutation to a zero state, the future
switching state combination vector (sst,com), the corresponding future switching times vector
(kst,com) and the kp. There is also a block which calculates the predicted phase p current
vector (ipred,p) from present to the prediction horizon. These signals go to a set of blocks
which calculate all the power losses and, with them, the junction temperatures for every
switching combination. All of these junction temperature vectors, along with sst,com go to a
block which finds the optimum switching combination in terms of the junction temperatures
of the hottest semiconductors for each switching combination. Finally, the first zero state of
the optimum combination is applied to the 3L-ANPC-VSC.
Although the PALB scheme has a better performance than the ALB one in operation points
with low fundamental frequencies, the complexity and high computational effort of this
method supposes a great disadvantage in terms of its implementation in an actual converter,
especially with a large prediction horizon time.
3.4. THE 5L-ANPC-VSC
3.4.1. POWER TOPOLOGY
The circuit of a three-phase 5L-ANPC-VSC with IGBTs is shown in Figure 3.32. It consists
of twelve IGBT modules, with their corresponding FWDs, per phase, along with a flying
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Figure 3.32.: Three-phase 5L-ANPC inverter topology with IGBTs.
capacitor with an imposed flying capacitor voltage (vFC ), which allows to generate the inter-
mediate voltage levels of this converter. These elements allow to generate the five voltage
levels between the phase point p and the neutral point m.
Likewise as with the 3L-ANPC-VSC, the power semiconductors within the 5L-ANPC-VSC
can be classified as follows:
• Outer devices: T1,p, D1,p, T2,p, D2,p, T7,p, D7,p, T8,p, D8,p.
• Inner devices: T9,p, D9,p, T10,p, D10,p, T11,p, D11,p, T12,p, D12,p.
• NP devices: T3,p, D3,p, T4,p, D4,p, T5,p, D5,p, T6,p, D6,p.
Another useful classification of the power devices to describe the switching states and
commutations of this converter is:
• Low frequency stage: outer and NP devices.
• High frequency stage: inner devices.
The use of series-connected IGBT modules without any connected terminal between
them (the outer and NP devices) is to ensure that all the devices block the same voltage
of VDC / 4, but it is possible to replace them with single modules which can withstand half
the DC-link voltage, having a converter made of switches of different ratings. Moreover, the
5L-ANPC-VSC may be built by using six half-bridge modules per phase instead of with twelve
single modules.
3.4.2. SWITCHING STATES, CURRENT PATHS AND BLOCKING VOLTAGE
DISTRIBUTION
Table 3.13 lists the switching states per phase of the converter, while Figure 3.33 and
Figure 3.34 show the current paths and blocked voltages of the power semiconductors in
terms of the switching state of the converter. The 5L-ANPC-VSC allows to generate five out-
put voltage levels measured from the phase output to the neutral point with eight switching
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Table 3.13.: Switching states per phase of the 5L-ANPC-VSC [29].
switching state phase cap. NP
state level outer NP inner voltage current current
name name1 T1&2,p T7&8,p T3&4,p T5&6,p T9,p T11,p T10,p T12,p vpm2 iFC,p im,p
‘+2’ ‘+2’ On 0 0 On On 0 On 0 VDC / 2 0 0
‘+1o’ ‘+1’ On 0 0 On On 0 0 On VDC / 4 ip 0
‘+1n’ ‘+1’ On 0 0 On 0 On On 0 VDC / 4 −ip ip
‘0l’ ‘0’ On 0 0 On 0 On 0 On 0 0 ip
‘0u’ ‘0’ 0 On On 0 On 0 On 0 0 0 ip
‘-1n’ ‘-1’ 0 On On 0 On 0 0 On −VDC / 4 ip ip
‘-1o’ ‘-1’ 0 On On 0 0 On On 0 −VDC / 4 −ip 0
‘-2’ ‘-2’ 0 On On 0 0 On 0 On −VDC / 2 0 0
1 Normalized with respect to the phase-to-medium-point voltage.
2 Assuming a flying capacitor voltage (vFC ) of VDC / 4.
states per phase. This means that there are some redundant states which can be used in
advantageous ways. It is noteworthy that the outer and NP switches are composed, in this
case, of two series-connected devices, which means that the same gate trigger signal is
used to fire these IGBTs, like for instance the gate signal T1&2,p which fires both the IGBTs
T1,p and T2,p.
The states ‘+2’ and ‘-2’ generate, respectively, the most positive and negative voltage
levels of ±VDC / 2. There are two redundant states which generate one of the intermediate
levels through the connection of the flying capacitor -with an imposed average voltage of
vFC = VDC / 4- between the output and one of the terminals of the DC-link. In the case of
vpm =VDC / 4, the two redundant states ‘+1o’ and ‘+1n’ allow to generate it. While the current
in ‘+1o’ flows through the outer devices of the upper half and the phase voltage is generated
by the subtraction of the positive DC-link voltage and vFC , the state ‘+1n’ imposes a current
flow through the NP devices of the lower half and generates the phase voltage only with
vFC . The analogous behavior is observed in the generation of the intermediate negative
voltage −VDC / 4 with ‘-1o’ and ‘-1n’, as shown in Figure 3.34. These intermediate voltage
level states have also opposite effects on the flying capacitor current (iFC ), allowing to use
them to balance vFC . There are also two redundant zero states: ‘0u’ and ‘0l’ which can be
wisely selected depending on the previous state. When the converter is in ‘0u’, ip flows
through the upper half, while in ‘0l’ ip flows through the lower half. To commute between an
intermediate positive state (‘+1o’ or ‘+1n’) and zero, ‘0l’ is preferred since it needs the least
amount of commutations, and to commute between ‘-1o’ or ‘-1n’ and zero, ‘0u’ is used due
to the same previous reason.
It is also noteworthy that, as listed in Table 3.13, the redundant intermediate states ‘±1o’
and ‘±1n’ generate different values of im, which makes more difficult the balance of the
DC-link voltage.
3.4.3. COMMUTATION SEQUENCES
The state machine which describes the commutations between all the available switching
states of the 5L-ANPC-VSC is shown in Figure 3.35. Here, two main groups of switching
states and commutations can be distinguished: the positive and negative groups, which
also include the redundant zero states. To commute between the states of each group it
is not necessary to apply any extra transition. Therefore, only a tdead is needed, because
the amount of commutations are already minimal. Other transitions between states, like for
instance commutations between ‘+1o’ and ‘+1n’, are not considered because they provoke
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Figure 3.33.: Current paths and blocked voltages of a 5L-ANPC-VSC phase leg in terms of
its switching states (positive group): (a) ‘+2’; (b) ‘+1o’; (c) ‘+1n’; (d) ‘0l’;
undesired output voltage glitches [100]. To choose between the available redundant ‘±1’
states, the desired flying capacitor current (i*FC,p), which is obtained from the reference value
for the flying capacitor voltage (VFC,ref ) compared with the actual one, is compared with the
actual value of ip, and the value of the comparison (positive or negative) determines the next
switching state to be applied.
During the zero-voltage crossing of a given reference, commutations between the positive
and negative group without voltage glitches are needed. In particular, Figure 3.35 defines the
unidirectional commutations ‘0u→+1n’ and ‘0l→-1n’. To achieve those, more intermediate
switching states are needed. Figure 3.36 shows the state machines of such commutations,
while Figures 3.37 and 3.38 show the blocked voltages and current paths of each step of the
commutation (‘0u→+1n’) at, respectively, positive and negative phase current.
To explain these intermediate states, the commutation ‘0u→+1n’ (see the state machine
of Figure 3.36a) is used as example. Starting at ‘0u’ (see Figure 3.34a), the commutation
command ‘to +1’ is sent, and immediately after, the state ‘T7&8,off’ is reached, which turns
the series-connected switches T7,p and T8,p off with an ‘off’ switching transient (see def-
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Figure 3.34.: Current paths and blocked voltages of a 5L-ANPC-VSC phase leg in terms of
its switching states (negative group): (a) ‘0u’; (b) ‘-1n’; (c) ‘-1o’; (d) ‘-2’;
inition of switching transients in Table 3.10). After toffGE→onI0 is reached (see definition of
delay times in Table 3.11), ‘T11,on’ is reached, and the blocked voltages change with an ‘onI0’
transient, as shown in Figure 3.37b and 3.38b, where T5,p, T6,p, T7,p and T8,p block in series,
and in a balanced way, the lower DC-link voltage while T5,p and T6,p block in series vFC ,
meaning that, in an ideal case, all these previous switches block approximately VDC / 8. After
tonI0→offGE is reached, ‘T3&4,off’ is applied, and here two situations may happen depending
on the direction of ip.
If ip > 0 (see Figure 3.37), the current keeps flowing through the diodes D3,p and D4,p,
maintaining a zero-voltage in vpm, meaning that ‘T3&4,off’ has an ‘offGE’ transient. When
‘T5&6,on’ is applied, the ‘on’ transition is observed and hence the commutation occurs, with
vpn = −vFC . D3,p and D4,p suffer reverse-recovery losses, while T5,p and T6,p has turn-on
losses, and all of these switching losses occur with a blocking voltage of VDC / 8. When
‘T9,off’ is applied, only an ‘offGE’ transient is observed, and only after ‘T1&2,on’ is reached,
with an ‘onI0’ transient, the blocking voltages return to the state corresponding to ‘+1n’,
which means that all the turned-off switches block VDC / 4.
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Figure 3.35.: State-machine of the 5L-ANPC-VSC with all their respective switching states
and commutations.
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Figure 3.36.: State machine of the unidirectional commutations in a 5L-ANPC-VSC, including
the phase voltage and the switching transition types: (a) ‘0u→+1n’; (b) ‘0l→-1n’.
If ip < 0 (see Figure 3.38), the state ‘T3&4,off’ is applied with an ‘off’ transient and the
corresponding current commutation, with turn-off losses in T3,p and T4,p blocking VDC / 8.
The state ‘T5&6,on’ only has an ‘onGE’ transient, with no changes in the blocking voltages
or current paths. Finally, the state ‘T1&2,on’, with an ‘onI0’ transient, changes the blocking
voltages of all the turned-off devices to VDC / 4 to finally reach the state ‘+1n’.
The behavior of the commutation ‘0l→-1n’ is analogous to the previously explained one,
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but with the switching sequence of Figure 3.36b. It is important to remark that the switching
losses occur in the NP power switches with a switching voltage of VDC / 8, compared with
the inner devices, with switching losses blocking VDC / 4. Moreover, the frequency of these
commutations is the same as the fundamental one, meaning that, in practice, the switching
losses of these special commutations can be neglected.
Finally, Figure 3.39 shows the gate signals of all the feasible states and commutations of
the 5L-ANPC-VSC according with the state machines shown in Figure 3.35, as well as the
special transitions shown in Figure 3.36.
The implementation of the state machine shown in this subsection, specifically the tran-
sitions and the conditions that must be fulfilled is not the only one that can be found in the
literature, and the only purpose of this description is to detail the commutation scheme used
in this work.
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Figure 3.37.: Current flow and blocked voltages in the 5L-ANPC-VSC during the commutation
‘0u→+1n’ at positive phase current: (a) ‘T7&8,off’; (b) ‘T11,on’; (c) ‘T3&4,off’; (d) ‘T5&6,on’;
(e) ‘T9,off’; (f) ‘T1&2,on’ and ‘+1n’.
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Figure 3.38.: Current flow and blocked voltages in the 5L-ANPC-VSC during the commutation
‘0u→+1n’ at negative phase current: (a) ‘T7&8,off’; (b) ‘T11,on’; (c) ‘T3&4,off’; (d) ‘T5&6,on’;
(e) ‘T9,off’; (f) ‘T1&2,on’ and ‘+1n’.
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Figure 3.39.: Switching signals of the 5L-ANPC-VSC with all the feasible states and commutations:(a) modulation of a positive output voltage and
zero-cross voltage to negative;(b) modulation of a negative output voltage and zero-cross voltage to positive.
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Table 3.14.: Conduction losses of the 5L-ANPC-VSC.
phase state outer devices NP devices inner devices
current name T1&2 D1&2 T7&8 D7&8 T3&4 D3&4 T5&6 D5&6 T9 D9 T10 D10 T11 D11 T12 D12
ip > 0
‘+2’ C C C
‘+1o’ C C C
‘+1n’ C C C
‘0l’ C C C
‘0u’ C C C
‘-1n’ C C C
‘-1o’ C C C
‘-2 ’ C C C
ip < 0
‘+2’ C C C
‘+1o’ C C C
‘+1n’ C C C
‘0l’ C C C
‘0u’ C C C
‘-1n’ C C C
‘-1o’ C C C
‘-2 ’ C C C
3.4.4. POWER LOSS DISTRIBUTION
With the information of the switching states of Table 3.13, as well as the current paths
and blocking voltages of Figure 3.33 and 3.34, and the commutation sequences previously
explained, the power losses of the 5L-ANPC-VSC can be derived. Table 3.14 lists the con-
duction losses while Table 3.15 shows the switching losses.
From the aforementioned tables it is clear that the most stressed devices in terms of the
total losses are, in any operating point (modulation index, and DPF), the inner devices, unlike
the previously explained NPC converter, where the location of the most stressed devices
greatly depends on the operating point. Assuming that the redundant intermediate levels
are equally used and all the commutations with switching losses in the inner devices are the
same, these losses are evenly shared between the inner semiconductors. The switching
losses in the inner devices during the transitional commutations are not relevant compared
with the ones suffered by the inner semiconductors during the other transitions, because
the first ones only occurs twice per fundamental period, while the second ones occur far
more frequently, and are explained by the switching frequency of the converter.
3.4.5. MODULATION AND BALANCING STRATEGIES OF CAPACITOR VOLTAGES
A very important feature of the 5L-ANPC-VSC is that it is able to generate five voltage
levels with a single DC-link with three terminals and one flying capacitor per phase. In this
case, the requirements are the generation of the desired output voltage or current, and the
balance of the voltages of both the DC-link and the flying capacitors. To do so, the redundant
switching states of the converter are used. In any 5L-VSC, there are redundant three-phase
voltage level vectors vl,3p which are located in the same α-β coordinates, as shown in Figure
3.40, with a total of 125 three-phase voltage level vectors normalized with respect to VDC / 4,
and 61 non-redundant α-β vectors vαβ. But in this converter, the redundant states which
generate the ±1 level must be also considered.
In order to illustrate the difficulty of using the available states to control both the DC-link
and the flying capacitor voltages, the redundant vectors (−1, 1, −2) and (0, 2, −1), which gen-
erate the α-β vector VDC4 (
1
3 + j · 2
√
3), are used as example. In principle, the use of these
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Table 3.15.: Switching losses of the 5L-ANPC-VSC.
phase
comm.
outer devices NP devices inner devices
current T1&2 D1&2 T7&8 D7&8 T3&4 D3&4 T5&6 D5&6 T9 D9 T10 D10 T11 D11 T12 D12
ip > 0
Positive stage (blocking VDC / 4)
‘+2 → +1o’ Off
‘+1o → +2’ On Off
‘+2 → +1n’ Off
‘+1n → +2’ On Off
‘0l → +1o’ On Off
‘+1o → 0l’ Off
‘0l → +1n’ On Off
‘+1n → 0l’ Off
Transitional stage (blocking VDC / 8)
‘0l → -1n’ Off On
‘0u → +1n’ Off
Negative stage (blocking VDC / 4)
‘0u → -1n’ Off
‘-1n → 0u’ On Off
‘0u → -1o’ Off
‘-1o → 0u’ On Off
‘-2 → -1n’ On Off
‘-1n → -2’ Off
‘-2 → -1o’ On Off
‘-1o → -2’ Off
ip < 0
Positive stage (blocking VDC / 4)
‘+2 → +1o’ Off On
‘+1o → +2’ Off
‘+2 → +1n’ Off On
‘+1n → +2’ Off
‘0l → +1o’ Off
‘+1o → 0l’ Off On
‘0l → +1n’ Off
‘+1n → 0l’ Off On
Transitional stage (blocking VDC / 8)
‘0l → -1n’ Off
‘0u → +1n’ On Off
Negative stage (blocking VDC / 4)
‘0u → -1n’ Off On
‘-1n → 0u’ Off
‘0u → -1o’ Off On
‘-1o → 0u’ Off
‘-2 → -1n’ Off
‘-1n → -2’ Off On
‘-2 → -1o’ Off
‘-1o → -2’ Off On
redundancies during a given amount of time allow the balance of the DC-link by imposing
an average im of zero. But depending on the redundant ‘±1’ switching states, which are
used to balance the flying capacitors, there are differences in the behavior of the converter
in terms of im, as shown in Figure 3.41 where all the different connections between the
DC-link and the load for all the different redundancies of the vector are shown. In this case,
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Figure 3.40.: Three-phase vectors and space vector diagram of a 5L-VSC.
the two redundant three-phase vectors generate up to six different switching states due to
the +1o, +1n, −1o and −1n switching states, which have different values for im.
To overcome this challenge in terms of the control of both the DC-link and the flying ca-
pacitor voltages, several PWM schemes for multilevel converters have been proposed for
the 5L-ANPC-VSC. The first one is a hybrid phase-shifted (PS) and level-shifted (LS) PWM
scheme as proposed in [29, 101], which naturally balances the flying capacitors, but presents
no active balancing of neither vFC or the DC-link voltages, and also does not commute the
converter as previously shown.
Another simple method is the one shown in Figure 3.42 [29], which consists on a carri-
er-based level-shifted PWM with carriers in phase disposition and common-mode injection
to deliver an identical harmonic quality compared with SVM, together with the state-machine
of Figure 3.35 and a simple closed-loop control scheme, which selects the proper redundant
voltage state in terms of the measured vFC and the phase current. The common-mode sig-
nals are generated in the same way as explained in the subsection 3.1.3.3 but with a number
of levels of N =5.
Several other modulation and flying capacitor balance schemes based on SVM [100, 102,
103], carrier-based PWM [104, 105], optimized pulse patterns [106–108] and model predic-
tive control [109, 110] can be found in the literature, but the flying capacitor balancing strat-
egy used in this work is the one shown in Figure 3.43, which works in conjunction with the
previously shown PWM method and the commutation state machine of Figure 3.35. This
balancing scheme operates as follows: the measurement of vFC is compared with VFC,ref
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Figure 3.41.: DC-link to load connection of a 5L-ANPC-VSC in terms of their redundant three-
-phase switching vectors: (a) (0, +2, −1o); (b) (0, +2, −1n); (c) (−1n, +1o, −2); (d) (−1n, +1n, −2);
(e) (−1o, +1n, −2); (f) (−1o, +1o, −2).
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Figure 3.42.: Carrier-based level-shifted PWM for a 5L-ANPC-VSC, including the flying capac-
itor balancing scheme: (a) reference and carrier waveforms; (b) output voltage level; (c) block
diagram of the modulation scheme.
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Figure 3.43.: Flying capacitor balancer scheme for the 5L-ANPC-VSC.
-with a value of VDC / 4-, and after the conditioning blocks, the flying capacitor error voltage
of the phase p (∆vFC,p) is obtained, with a value of −1 if the measurement is greater than
the reference, and 1 otherwise. Then, ∆vFC,p is multiplied by ip and a gain of k > 1 to obtain
i*FC,p. Then, i*FC,p is compared with the actual phase current ip, and the result goes to the
state machine of Figure 3.35 to determine which redundant ‘±1’ state must be selected.
As an example, if vFC > VFC,ref , eFC < 0, which means that the flying capacitor must be
discharged. If a negative ip is considered (for instance, ip =200 A) i*FC,p has a value of k · ip > 0
and therefore the comparison between i*FC,p and ip gives a value of 1, which means that the
redundant ‘±1’ to be applied must be either ‘+1o’ for a positive voltage reference, or ‘-1n’
for a negative one, considering that both states allow to discharge the flying capacitor at
negative phase currents (See Table 3.13).
It is important to remark that the objective of this work is not to deeply study and propose
improved modulation and control methods to balance all the voltages of the 5L-ANPC-VSC,
and this subsection has only mentioned the existing control and modulation methods, and
described the schemes (modulation, commutation, flying capacitor balance) used for the
simulations in the next chapter.
3.5. THE 5L-SMC
3.5.1. POWER TOPOLOGY
The power topology of a three-phase 5L-SMC with IGBTs is shown in Figure 3.44. It
consists of twelve IGBT modules, with their corresponding FWDs, per phase, but unlike
the 5L-ANPC-VSC, it has two flying capacitors per phase, which allow to generate the in-
termediate levels of this converter by fixing the average voltage of them to VDC / 4. These
elements allow to connect the terminals of the DC-link to the phase outputs and generate
five voltage levels between p and m. The positive and negative terminals of the DC-link are
connected to the output through series-connected switches, while the medium point is con-
nected through bi-directional switches made of IGBTs in anti-series. As its name indicates,
the 5L-SMC can be visualized as a converter with stacks and cells made of IGBTs, with two
stacks and two cells in this case, as marked with dashed blocks in Figure 3.44.
In the same way as for the other ML-VSCs, the semiconductors within the 5L-SMC can
be classified as follows:
• Outer devices: T1,p, D1,p, T2,p, D2,p, T4,p, D4,p, T5,p, D5p.
• Inner devices: T7,p, D7,p, T8,p, D8,p, T10,p, D10,p, T11,p, D11,p.
• NP devices: T3,p, D3,p, T6,p, D6,p, T9,p, D9,p, T12,p, D12,p.
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Figure 3.44.: Three-phase 5L-SMC inverter topology with IGBTs.
Figure 3.44 also shows that this converter is built out of power electronic modules or-
ganized as stacks and cells. In the case of the 5L-SMC, it needs two stacks per phase to
generate the maximum and minimum voltage levels, which divides the DC-link into two ca-
pacitors and a single medium point for all the three phases. Moreover, the 5L-SMC needs
two cells per stack per phase to generate the intermediate positive and negative levels. The
modularity of this topology allows to increase the number of levels by adding more stacks
and cells per stack.
3.5.2. SWITCHING STATES, CURRENT PATHS AND BLOCKING VOLTAGE
DISTRIBUTION
Table 3.16 lists the switching states per phase of the converter, while Figures 3.45 and
3.46 show the current paths and blocked voltages of the semiconductors in terms of the
switching state of the converter. The 5L-SMC allows the generation of five output voltage
levels measured from the phase output to the neutral point with nine switching states per
phase, meaning that there are some redundant states which can be used in advantageous
ways. All the semiconductors of this converter are organized in stacks and cells, as shown in
Figure 3.44, and while the series-connected devices of a given cell and stack have the same
firing signal, the one which forms part of the bi-directional switch is fired with complementary
logic with respect to the series-connected switches.
The states ‘+2’ and ‘-2’ generate, respectively, the most positive and negative voltage lev-
els of ±VDC / 2. There are two redundant states which generate the intermediate ‘+1’ and
‘-1’ voltage levels of ±VDC / 4 through the use of one of the flying capacitors of the 5L-SMC,
and these redundancies have opposite effects on the iFC , and therefore can be used to either
charge or discharge the corresponding flying capacitor, balancing it to the desired average
voltage of VDC / 4. As well as with the 5L-ANPC-VSC, while one redundant state is directly
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Figure 3.45.: Current paths and blocked voltages of a 5L-SMC phase leg in terms of its
switching states (non-zero states): (a) ‘+2’; (b) ‘+1o’; (c) ‘+1n’; (d) ‘-1n’; (e) ‘-1o’; (f) ‘-2’.
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Table 3.16.: Switching states per phase of the 5L-SMC [33].
switching state phase cap. NP
state level stack 1 stack 2 voltage current current
name name1 cell1,1,p cell2,1,p cell1,2,p cell2,2,p
T1&2,p T3,p T4&5,p T6,p T7&8,p T9,p T10&11,p T12,p vpm2 iFC1,p iFC2,p im,p
‘+2’ +2 On Off Off On On Off Off On VDC / 2 0 0 0
‘+1o’ +1 On Off Off On Off On Off On VDC / 4 ip 0 0
‘+1n’ +1 Off On Off On On Off Off On VDC / 4 −ip 0 ip
‘0p’ 0 On Off Off On Off On On Off 0 ip ip 0
‘0m’ 0 Off On Off On Off On Off On 0 0 0 ip
‘0n’ 0 Off On On Off On Off Off On 0 −ip −ip 0
‘-1n’ -1 Off On On Off On Off Off On −VDC / 4 0 ip ip
‘-1o’ -1 Off On On Off Off On Off On −VDC / 4 0 −ip 0
‘-2’ -2 Off On On Off Off On On Off −VDC / 2 0 0 0
1 Normalized with respect to VDC / 4.
2 Assuming a flying capacitor voltage (vFC ) of VDC / 4.
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Figure 3.46.: Current paths and blocked voltages of a 5L-SMC phase leg in terms of its
switching states (zero states): (a) ‘0p’; (b) ‘0n’; (c) ‘0m’;
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Figure 3.47.: State-machine of the 5L-SMC with all their respective switching states and
commutations.
connected to m, the other one is connected through either the positive or the negative termi-
nal of the DC-link, which means that this converter has the same issues of the 5L-ANPC-VSC
regarding the balancing of both the DC-link and the flying capacitors, as explained in the sub-
section 3.4.5. Finally, there are three redundant switching states for the ‘0’ voltage level.
While two of them, ‘0p’ and ‘0n’, are generated through the series-connection of both flying
capacitors of the phase leg, the state ‘0m’ directly connects the output point p with m.
It is important to note that the devices connected in series may block each one either
VDC / 4 or VDC / 8, depending on the switching state, supposing this an important advantage
in terms of the switching losses. Particularly, if both IGBTs of a bi-directional switches are
turned on, the series-connected devices block VDC / 8
3.5.3. COMMUTATIONS AND POWER LOSS DISTRIBUTION
The available states and their corresponding transitions are depicted as a finite state-ma-
chine in Figure 3.47. Unlike the 5L-ANPC-VSC, all the commutations between states can be
generated by only using turn-on dead times (tdead ) between switching states, which means
that the decoder for the switching states and commutations of the 5L-SMC is straightfor-
ward to implement. The figure also shows that the zero states ‘0p’ and ‘0n’ are not used,
because these transitions only allow to directly commute to one of the redundant ‘±1’ states,
and extra commutation states -and hence extra switching losses- would be required to im-
plement transitions between the deleted zero stated and the unconnected ‘±1’ states. De-
pending on the desired direction of the current flowing through the corresponding flying
capacitors, the redundant ‘±1’ can be chosen from the ‘±2’ states or the ‘0m’ zero state.
From the switching states of Table 3.16 and the current paths and blocking voltages of
Figures 3.45 and 3.46, the conduction and switching loss distribution among the semicon-
ductors of the 5L-SMC can be derived. In Table 3.17 the conduction losses are listed, while
in Table 3.18 are the corresponding switching losses. If the redundant ‘±1’ switching states
are evenly used in order to balance the flying capacitors, and considering that all the semi-
conductors have the same loss characteristics, it is clear that the losses of the devices in
cell 1 and cell 2 will be evenly distributed. Moreover, it is important to remark that the series-
connected devices have switching losses at only VDC / 8, which reduces the stress of these
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Table 3.17.: Conduction losses of the 5L-SMC.
semiconductor
series-connected switches bi-directional switches
ip
state stack 1 stack 2 stack 1 stack 2
name cell1,1,p cell2,1,p cell1,2,p cell2,2,p cell1,1,p cell2,1,p cell1,2,p cell2,2,p
T1&2 D1&2 T4&5 D4&5 T7&8 D7&8 T10&11 D10&11 T3 D3 T6 D6 T9 D9 T12 D12
>0
‘+2’ C C
‘+1o’ C C C
‘+1m’ C C C
‘0m’ C C C C
‘-1m’ C C C
‘-1o’ C C C
‘-2 ’ C C
<0
‘+2’ C C
‘+1o’ C C C
‘+1m’ C C C
‘0m’ C C C C
‘-1m’ C C C
‘-1o’ C C C
‘-2 ’ C C
devices compared with, for instance, the most stressed semiconductors in a 5L-ANPC-VSC.
On the other hand, the location of the most stressed devices depend on the operating point
of the converter. In terms of power loss distribution, four critical cases can be distinguished:
A: Motor operation (DPF = 1), maximum phase voltage (mA = 1.15): The outer and inner
IGBTs have most of the conduction and switching losses (turn-on and off from the
IGBTs), while the NP ones only have reverse-recovery losses from the diodes. Hence,
the outer and inner IGBTs are the most stressed devices.
B: Motor operation (DPF = 1), very small phase voltage (mA≈0): Here, most of the con-
duction losses are suffered by the NP devices. The relative magnitude of the recovery
losses of the NP diodes and the turn-on and turn-off losses of the outer and inner IG-
BTs will define which of these devices are the most stressed ones, but considering
the thermal coupling in a IGBT module between the switch and the diode, it can be
expected that the NP diodes will be the hottest devices.
C: Generator operation (DPF = −1), maximum phase voltage (mA = 1.15): While almost
all the conduction losses are located in the outer and inner diodes, the turn-on and off
losses are focused on the NP IGBTs, which block VDC / 4. The relative magnitude of the
conduction and switching losses define where are located the most stressed devices,
but if relatively high switching losses are considered, the most stressed semiconduc-
tors are the NP IGBTs.
D: Generator operation (DPF = −1), very small phase voltage (mA ≈ 0): Here, both the
conduction and switching losses are located in the NP devices, while the outer and
inner ones only have reverse-recovery losses in the diodes, and only with a blocking
voltage of VDC / 8, which means that, without doubt, the NP IGBTs are the hottest
semiconductors.
It is important to note that the power loss distribution of the 5L-SMC-VSC is similar to its
three-level version, the 3L-NPP-VSC.
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Table 3.18.: Switching losses of the 5L-SMC.
semiconductor
series-connected switches1 bi-directional switches2
ip
state stack 1 stack 2 stack 1 stack 2
name cell1,1,p cell2,1,p cell1,2,p cell2,2,p cell1,1,p cell2,1,p cell1,2,p cell2,2,p
T1&2 D1&2 T4&5 D4&5 T7&8 D7&8 T10&11 D10&11 T3 D3 T6 D6 T9 D9 T12 D12
>0
‘+2→+1o’ Off
‘+2←+1o’ On Off
‘+2→+1m’ Off
‘+2←+1m’ On Off
‘0m→+1o’ On Off
‘0m←+1o’ Off
‘0m→+1m’ On Off
‘0m←+1m’ Off
‘0m→ -1m’ Off
‘0m← -1m’ Off On
‘0m→ -1o’ Off
‘0m← -1o’ Off On
‘-2→ -1m’ Off On
‘-2← -1m’ Off
‘-2→ -1o’ Off On
‘-2← -1o’ Off
<0
‘+2→+1o’ Off On
‘+2←+1o’ Off
‘+2→+1m’ Off On
‘+2←+1m’ Off
‘0m→+1o’ Off
‘0m←+1o’ Off On
‘0m→+1m’ Off
‘0m←+1m’ Off On
‘0m→ -1m’ On Off
‘0m← -1m’ Off
‘0m→ -1o’ On Off
‘0m← -1o’ Off
‘-2→ -1m’ Off
‘-2← -1m’ On Off
‘-2→ -1o’ Off
‘-2← -1o’ On Off
1 Each switch has losses blocking VDC / 8.
2 Each switch has losses blocking VDC / 4.
3.5.4. MODULATION AND BALANCING STRATEGIES OF CAPACITOR VOLTAGES
In principle, the modulation and flying capacitor voltage balance methods for the 5L-SMC
used in this work do not differ of the presented ones for the 5L-ANPC-VSC in the subsection
3.4.5, although the extra amount of flying capacitors and the different switching states and
commutations must be considered. Observing the commutation state-machine of Figure
3.47, it is necessary to measure the current direction and the flying capacitor voltages to
decide which redundant ‘±1’ state must be used, but it is expected that both redundant
states are evenly used in steady state. Some other proposed modulation methods that can
be found in the literature are the PS-PWM [111], LS-PWM with state-machines [112] or with
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the evaluation of a cost function [113], model predictive control [114], etc.
3.6. SUMMARY OF CHAPTER 3
In this chapter, the operation principles of the 3L-NPC-VSCs, 3L-NPP-VSCs, 3L-ANPC-VSCs,
5L-ANPC-VSCs and 5L-SMC have been described. A common characteristic of all these con-
verters is the uneven power loss distribution among their semiconductors, which depends
on the operating point of the converter, namely the modulation index and the DPF.
Comparing the 3L-NPC-VSC with the 3L-NPP-VSC, the latter one seems to achieve a bet-
ter power loss distribution among the inner and outer devices due to the series connec-
tion of these devices, but only at motor operation and high modulation indices, where the
bi-directional switches are not heavily stressed. In the other cases, the advantages of the
3L-NPP-VSC are not that notorious compared with the 3L-NPC-VSC. The 3L-ANPC-VSC, as
its main feature, has an improved loss distribution compared with the previous converters
due to its redundant zero-states and the loss balancing scheme which allow to select the
proper state. That improvement comes at the cost of a more complex commutation scheme
(with more than one switching transition) and a loss balancing system that requires the cal-
culation of the junction temperatures.
Both 5L-VSCs are able to deliver higher output voltages due to their series-connected
IGBTs, and the use of flying capacitors allow them to increase the number of levels with
the same DC-link topology used by the 3L-VSCs, but at the expense of a higher power
part count and more complex modulation and capacitor voltage balance schemes. While
the 5L-ANPC-VSC focuses its switching losses in the inner devices in all its feasible operat-
ing points, the power loss distribution of the 5L-SMC is similar to the one observed in the
3L-NPP-VSC, which means that at motor operation the outer and inner devices are most of
the time the most stressed power semiconductors, with more even loss distribution due
to its series connection and the expected balanced use of its redundant switching states.
Moreover, the inner and outer switches of the 5L-SMC have switching losses while blocking
VDC / 8 at turn-off.
In the next chapter a detailed evaluation is carried out to compare the previously described
converters in terms of maximum output power and life cycle.
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4. COMPARATIVE EVALUATION AND
PERFORMANCE OF NPC-BASED
CONVERTERS
4.1. MOTIVATION AND GOAL OF THE COMPARISONS
Although there is plenty of literature describing the operation principles, as well as all the
innovations regarding modulation, control methods, and novel applications of all of these
aforementioned ML-VSC, there are very few works comparing the performance of these
devices in terms of their power loss distribution and their implications, in order to know
technically which converter is the best option for a given application and semiconductor
technology.
As described in the previous chapter, a key characteristic of the NPC-based VSCs is the
unbalanced power loss distribution among their semiconductors, which establishes the max-
imum delivered power and the life cycle of the converter based on the most stressed devices
in terms of power losses. All of these converters have different power loss distributions, and
particularly the 3L-ANPC-VSC can be implemented with loss balancing schemes which im-
proves the loss distribution compared with the 3L-NPC-VSC. However, depending on the
operating points and the type of semiconductors used, the comparative results may achieve
substantial differences between the different converters to be compared.
The goal of this section is to carry out a performance comparison between the aforemen-
tioned converters described in the previous chapter, in terms of their power loss distribution,
as well as the maximum output power they can deliver, and the expected life cycle of these
converters for a given cycling load. These comparative evaluations use the same semicon-
ductors as well as the same general electrical parameters, considering the loss models of
the previous chapters.
4.2. BASIS OF THE COMPARISON
Here, the performance in terms of the power loss distribution and junction tempera-
tures of several NPC-type -VSCs is compared: the 3L-NPC-VSCs, the 3L-NPP-VSCs and
the 3L-ANPC-VSCs at a nominal RMS line-to-line voltage (Vl l,RMS,n) of 3.3 kV, which are
shown in Figure 4.1; and the 5L-ANPC-VSCs, the 5L-SMC, as well as the 3L-ANPC-VSCs
at Vl−l,RMS,nom=6.6 kV, which are shown in Figure 4.2. To do so, all of these converters use
the same IGBT modules and heat sinks, and hence, they have the same losses and thermal
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Figure 4.1.: Phase legs of the three 3.3 kV, 3L-VSCs used for the comparison: (a)
3L-NPC-VSC; (b) 3L-ANPC-VSC; (c) 3L-NPP-VSC.
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Figure 4.2.: Phase legs of 6.6 kV VSCs used for the comparison: (a) 3L-ANPC-VSC; (b)
5L-ANPC-VSC; (c) 5L-SMC.
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models per semiconductor and module. Moreover, the simulations of the converters of
Figures 4.1 and 4.2 are carried out with the same electrical parameters and constraints in
order to have comparable results.
To better describe the loss distribution among the devices of all of these converters, the
following classification of devices is used.
• 3.3 kV VSCs
– Outer devices: T1, D1, T4, D4.
– Inner devices: T2, D2, T3, D3.
– NP devices: T5, D5, T6, D6.
• 6.6 kV VSCs
– Outer devices: T1, D1, T2, D2, T7, D7, T8, D8.
– Inner devices: T9, D9, T10, D10, T11, D11, T12, D12.
– NP devices: T3, D3, T4, D4, T5, D5, T6, D6.
In steady state, the figures of merit used for the comparisons are the mean power loss
(pl ) and the mean junction temperature (ϑj ), defined both as
pl =
1
kTo,1
t0+kTo,1∫
t0
pl (t)dt, (4.1)
ϑj =
1
kTo,1
t0+kTo,1∫
t0
ϑj (t)dt, (4.2)
where To,1 is the fundamental output period and k = 1, 2, ... etc. In this work, k = 3 to
increase the average time window.
To determine the maximum output current these converters can deliver, the power losses
and junction temperatures are calculated at different load currents, until the defined maxi-
mum average junction temperature (ϑj,av,max ) is reached in one device. These calculations
are carried out in all the feasible ranges of ma, from 0.05 to 1.15, and DPF, from 0 to 360◦.
Finally, to estimate the failure time of the power semiconductors within the aforemen-
tioned converters due to the thermal stress caused by load cycling applications, a load cycle
over time is defined in terms of the load current, the desired output voltage (and hence
ma), the fundamental phase displacement between the voltage and current (φ1), the f1 and
fcarr . With the waveforms of ϑj for all the devices of these converters, obtained from the
simulations, the characteristic thermal cycles are calculated using the “Rainflow” counting
algorithm, and finally, with the corresponding load cycling curves, the failure time of all the
semiconductors are obtained, and the device with the shortest lifetime defines the failure
time of the whole converter.
4.2.1. SIMULATION SCHEME
To carry out all the simulations needed, the general scheme of Figure 4.3 is used. Here,
the voltage reference generator delivers the reference voltage vector (vref) needed by the
PWM block. Since only one phase of the converter is simulated, as shown in Figure 4.3a,
the PWM block delivers the vl,p at the present time sample, and the switching states de-
coder block generates the switching state vector of the phase p (sg,p). The implementation
of the switching states decoder block depends on the simulated converter, and it may re-
quire additional feedback signals. In the 3L-ANPC-VSC, the decoder must contain the loss
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Figure 4.3.: General simulation scheme of a VSC: (a) 1-phase power topology with ideal
voltage and current sources; (b) block diagram of the simulations.
balancing algorithm as well as the commutation state machine, which requires as feedback
ip as well as ϑj,p. In the case of the 5L-VSCs described in chapter 3, the decoder contains the
balancing scheme for the flying capacitors as well as the commutation states machine, and
the feedback signals it needs are the flying capacitor voltage vector of the phase p (vFC,p),
calculated with another module, as well as ip. With sg,p, ip and the nominal DC-link voltage,
the power loss vector of the phase p (ploss) is calculated from the semiconductor model for
the conduction and the switching losses, as well as the loss distribution for each of these
losses for the corresponding converter, described as tables in chapter 3. Finally, with ploss,p,
the corresponding ϑj,p is calculated from the thermal models of the semiconductors and
heat sinks. To avoid conflicts due to an output variable driven by the results of the same
variable as input, the feedback signals are delayed in one sample ([k − 1]).
It is important to remark that these simulations assume an idealized converter, with an
ideal DC-link with fixed voltage, without commutation dead times, and an ideal sinusoidal
current source as load, as shown in Figure 4.3a, which delivers a pure sinusoidal wave with
the desired amplitude, frequency and phase shift. The values of both the junction temper-
atures and the power losses are numerically calculated in every sampled time instant, by
using MATLAB-Simulink.
4.2.2. LOSSES AND THERMAL MODELS FOR (4.5kV, 1.2kA) IGBT MODULES
The losses observed in the power semiconductors are calculated from the power and
thermal loss characteristics of these devices. To compare these 3.3 kV VSCs, it is necessary
to use 4.5 kV IGBT modules. The IGBT module, with the corresponding freewheeling diode,
selected for the comparison is the 5SNA 1200G450350 from ABB, which allows a DC current
of 1200 A. Table 4.1 lists the characteristic values of the module, while Figure 4.4 shows
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Table 4.1.: Characteristic values of the IGBT module 5SNA 1200G450350.
Parameter Condition Value
Rated blocking collector-emitter voltage (VCES,max ) vGE=0 V 4500 V
Nominal DC collector current (IC,DC,nom) ϑc=80 ◦C 1200 A
Total dissipation power (Pdis,tot ) ϑc=25 ◦C 10 500 W
Maximum junction temperature (ϑj,max ) 150 ◦C
Rated turn-on switching energy (Esw,on,r )
VCE,b=2800 V,
iC=1200 A,
RG=1.5Ω,
vGE,on&off =±15 V,
Lσ=150 nH,
ϑj=125 ◦C
4.35 J
Rated turn-off switching energy (Esw,off,r ) † 6.00 J
Rated reverse-recovery switching energy (Esw,rr,r ) † 2.73 J
† Same conditions as the ones used for the Esw,on,r .
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Figure 4.4.: Characteristic curves of the (4.5 kV, 1.2 kA) IGBT model 5SNA 1200G450350,
from the data sheet: (a) iC in terms of vCE ; (b) turn-on and turn-off switching losses in terms
of iC ; (c) iF in terms of vF ; (d) reverse-recovery switching losses in terms of iF .
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Table 4.2.: Thermal impedance parameters of the IGBT module and the
corresponding heat sink.
i 1 2 3 4 5
IGBT (junction-case)
Rth,Foster,i [K/kW]* 6.36 2.11 1.04
τth,Foster,i [ms]* 193 21.4 2.78
Rth,Cauer,i [K/kW]† 1.835 3.013 4.662
Cth,Cauer,i [s W/K]† 1.9766 7.4299 30.3176
FWD (junction-case)
Rth,Foster,i [K/kW]* 12.5 4.37 2.16
τth,Foster,i [ms]* 192 22.6 3.1
Rth,Cauer,i [K/kW]† 3.9051 6.1678 8.9569
Cth,Cauer,i [s W/K]† 1.0468 3.8038 15.6577
Heat sink (case-ambient)
Rth,Foster,i [K/W]* 2.2550 1.9580 3.0140 6.0280 7.5350
τth,Foster,i [s]* 0.1 0.5 5 8 22
Rth,Cauer,i [K/W]† 3.3963 3.2059 10.4857 2.8185 0.8835
Cth,Cauer,i [s W/K]† 0.0355 0.2060 0.4555 3.7361 12.4334
* Foster parameters obtained directly, either from the data sheet (IGBT mod-
ules) or from measurements (heat sink).
† Parameters used for the simulations, calculated from the Foster ones. See
Appendix A to read how to calculate them.
the characteristic curves used to model the conduction and switching losses as explained
in the subsection 2.2.3. To express the switching losses in terms of the different blocking
voltages, the normalization of Equation 2.8 is used. The interpolation between the variable
points in Figure 4.4 are obtained through spline interpolation.
To calculate the ϑj from the calculated power losses and the corresponding thermal
impedance, the parameters of Table 4.2 are used, which include the “Foster” parameters
from data sheets for the IGBT and the FWD (from junction to case), as well as the model
of the water-cooled heat sink of each module (from case to ambient). The thermal model
considers a couple between the ϑj of the IGBT and the diode, as explained in the subsec-
tion 2.2.3. Although the thermal parameters are based on a “Foster” thermal model, the
simulations are carried out with the “Cauer” model. In Appendix A the “Cauer” thermal
model used in this work is detailed, including the calculation of such thermal parameters
from the “Foster” ones.
4.2.3. OPERATING POINTS, MODULATION, CONTROLLERS AND GENERAL
PARAMETERS
4.2.3.1. STEADY STATE
The comparison between the VSCs in steady state is carried out using the general param-
eters, constraints, models and modulation methods of Table 4.3, unless otherwise indicated.
For the simulations comparing the power loss distribution at the same current, the four crit-
ical operating points are defined as:
• Case A: ma=1.15, DPF =1.
• Case B: ma=0.05, DPF =1.
• Case C: ma=1.15, DPF =−1.
• Case D: ma=0.05, DPF =−1.
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Table 4.3.: General parameters, constraints, models and modulation methods used for the
comparison between the ML-VSCs.
Description Symbol
Values
3.3 kV 3L-VSCs 6.6 kV 3L-, 5L-VSCs
DC-link voltage VDC 5 kV 10 kV
Nominal line-to-line RMS voltage Vl l,RMS,n 3.3 kV 6.6 kV
Carrier frequency fcarr 750 Hz; 1950 Hz 850 Hz; 1950 Hz
Fundamental phase frequency f1 50 Hz
Ambient temperature‡ ϑamb 50 ◦C
Maximum average junction temperature ϑj,av,max 120 ◦C
Simulation sample period Tsim 2 µs
Modulation index range ma [0.05, 0.1, ..., 1.1, 1.15]
Fundamental phase displacement range φ1 [0, 15°, ..., 345°, 360°]
IGBT modules (4.5 kV, 1.5 kA) 5SNA 1200G330100
Power losses model Figure 4.4 (spline interpolation), Section 2.2.3
Thermal model “Y”-model, “Cauer” (Table 4.2, Appendix A).
Modulation method Carrier-based ML-SVM, 2L-SVM (Section 3.1.3.3).
Loss-balancing scheme for the 3L-ANPC-VSC ALB (Section 3.3.4.1).
FC balancing scheme for the 5L-VSCs State machine (Section 3.4.5)
‡ Water-cooled heat sink. The ϑamb corresponds to the cooling media (ethylene-glycol and water
compound).
To modulate these converters, the carrier-based SVM methods explained in Subsections
3.1.3.3 and 3.4.5 are used, including the common-mode injection used to modulate these
ML-VSCs as a 2L converter. Figure 4.5 shows the phase to medium point output voltages of
3L-VSCs at carrier frequencies of fcarr=750 Hz and fcarr=1950 Hz, and Figure 4.6 shows the
phase to medium point and phase-to-phase output voltages of 5L-VSCs at carrier frequencies
of fcarr=1950 Hz and fcarr=850 Hz.
The selection of the carrier frequencies in the case of the comparison of the 3L-VSCs
allows to compare the behavior of these converters with relatively low and high switching
frequencies, without changing the semiconductor model. In the case of the 5L-VSC, the
carrier frequencies of 850 Hz and 1950 Hz were selected because the comparison is carried
out such that the output quality, measured with the normalized weighted total harmonic
distortion (WTHDN), between the 3L- and 5L-VSC can be matched at nominal magnitude.
The WTHDN is defined as
W THDN =
2√
3VDC
√ ∞∑
n=2
(
||Vl l,n||
n
)
, (4.3)
where ||Vl l,n|| is the n-th harmonic magnitude component of the line-to-line voltage. Figure
4.7 shows the amplitude spectra of the 3L and 5L-VSC at ma=1.15, with the corresponding
WTHDN. Henceforth, the value of fcarr=1950 Hz is defined as “high frequency (HF)” carrier,
and the values of fcarr=750 Hz for the 3.3 kV VSCs and fcarr=850 Hz for the 6.6 kV VSCs are
called “low frequency (LF)” carriers.
The calculation of the maximum current the converters can handle are carried out in the
range of ma from 0.05 to 1.15 in steps of 0.05 p.u., and of φ1 from 0 to 360◦ in steps of 15◦,
and is defined by the current where the hottest semiconductor has a ϑj of ϑj,av,max=120 ◦C.
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Figure 4.5.: Output (phase-medium point) voltage waveforms of the 3L-VSCs at fcarr=750 Hz
(left) and fcarr=1950 Hz (right): (a) 3L-SVM, ma=1.15; (b) 3L-SVM, ma=0.05,; (c) 2L-SVM,
ma=0.3.
4.2.3.2. LOAD CYCLE: WIND GENERATOR
To calculate the lifetime of these converters in terms of the oscillations in the ϑj , it is
necessary to use an application with a cyclic load profile. In this work, an application based on
a wind generator is used, which consists of a wind turbine coupled with a generator directly
driven by a full-scale 4-quadrant power converter, and connected to the grid, as depicted
in Figure 4.8. In this case, both sides of the 4-quadrant converter are tested, namely the
generator and the grid side. The first one delivers the energy from the rotor blades -and
transformed to electrical energy by the permanent magnet synchronous generator (PMSG)-
to the DC-link, while the grid side delivers the generated electrical energy to the grid, which
means that, according with the current directions of Figure 4.8, the generator side has a
nominal (and ideal) DPF of −1, while the grid side has a DPF of 1, in order to deliver a
reactive power of 0, and considering also an idealized grid choke.
The wind profile used in this example is shown in Figure 4.9a. This load cycle has a time
duration of 1200 s, with an average wind speed (νwind ) of 12.8 m/ s. This cycle exemplifies
only the medium term stress of the power converter due to wind gusts and the correspond-
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Figure 4.6.: Phase-to-medium point (left) and line-to-line (right) voltage waveforms of
5L-VSCs at fcarr=850 Hz and fcarr=1950 Hz: (a) ma=1.15, fcarr=1950 Hz; (b) ma=0.05,
fcarr=1950 Hz; (c) ma=1.15, fcarr=850 Hz; (d) ma=0.05, fcarr=850 Hz.
ing changes on the power delivered to the grid. Considering the electrical parameters of
Table 4.3, and a grid frequency of 50 Hz, the wind generator is simulated with the aforemen-
tioned wind profile to obtain all the necessary variables to simulate the life cycle of both
converters, i.e., the generator-side RMS phase current (ip,RMS,gen), the ma of the generator-
side converter (ma,gen), the fundamental generator-side frequency (f1,gen), the grid-side RMS
phase current (ip,RMS,grid ), and the ma of the grid-side converter (ma,grid ), all of them shown
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Figure 4.7.: Normalized amplitude spectra of the line-to-line output voltages of 3L-and
5L-VSCs, at ma=1.15: (a) 5L, fcarr=1950 Hz; (b) 5L, fcarr=850 Hz; (c) 3L, fcarr=1950 Hz.
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Figure 4.8.: Scheme of a wind generator with a full-scale back-to-back converter connected
to the grid.
in Figure 4.9. In this comparison case, all the converters use the same IGBT module and the
same number of them, as listed in Table 4.3.
Since the goal of this section is not to describe the entire functioning of a wind generator,
but only to give an example of a cyclic application, the details of the wind generator (pa-
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Figure 4.9.: Load cycle of the wind generator: (a) νwind ; (b) magnitude of the ip,RMS,gen; (c)
ma,gen; (d) f1,gen; (e) magnitude of the ip,RMS,grid ; (f) ma,grid .
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rameters, constrains and controllers) are not mentioned in this chapter. However, a deeper
description of this example, including the models and controllers used to generate the vari-
ables, can be found in the Appendix C.
4.2.4. LIFE CYCLE ESTIMATION
To estimate the life cycle of the converter due to thermal stress, the power cycling curves
of the semiconductors are needed, as well as the temperature waveforms for all the devices.
All the power cycling curves, corresponding to the ABB HiPak IGBT modules, indicate the
number of cycles to failure of a “B10” sample, defined as the number of cycles where 10% of
the modules fail [115]. The number of cycles to failure of the chip solder joint (Nf,chip) is given
in terms of ∆ϑj , ϑj,max and Tcycle, while the number of cycles to failure of the conductor lead
solder joint (Nf,cond ) is given in terms of the case temperature variation (∆ϑc), the minimum
case temperature (ϑc,min) and Tcycle.
The number of cycles calculated from the junction and case temperature cycles are ob-
tained with the “Rainflow” algorithm explained in the Subsection 2.2.5 and the Appendix
B.
To calculate both the Nf,chip and Nf,cond from a broader set of values of ∆ϑj , ϑj,max , ∆ϑc
and ϑc,min, a linear interpolation and extrapolation in terms of the logarithm to base 10 of the
given power cycling parameters is used, considering the following set of values:
A∆ϑj = {30
◦C, 40 ◦C, 50 ◦C, 60 ◦C, 70 ◦C, 80 ◦C}, (4.4)
Aϑj,max = {75
◦C, 100 ◦C, 125 ◦C, 150 ◦C}, (4.5)
A∆ϑc = {20
◦C, 30 ◦C, 40 ◦C, 50 ◦C, 60 ◦C, 70 ◦C, 80 ◦C}, (4.6)
Aϑc,min = {20
◦C, 40 ◦C, 60 ◦C, 80 ◦C}, (4.7)
AϑTcycle = {2 s, 10 s, 30 s, 120 s}, (4.8)
and then, an oversampled linear interpolation and a nearest-neighbor extrapolation in terms
of the logarithm to base 10 of ∆ϑj , ϑj,av,max and Tcycle is calculated, considering the following
set of values:
B∆ϑj = {20
◦C, 21 ◦C, ... , 79 ◦C, 80 ◦C}, (4.9)
Bϑj,max = {70
◦C, 71 ◦C, ... , 149 ◦C, 150 ◦C}, (4.10)
B∆ϑc = {20
◦C, 21 ◦C, ... , 79 ◦C, 80 ◦C}, (4.11)
Bϑc,min = {20
◦C, 21 ◦C, ... , 79 ◦C, 80 ◦C}, (4.12)
BϑTcycle = {2 s, 4 s, ... , 498 s, 500 s}. (4.13)
The above oversampled set of variables is used to improve the quality of the extrapolated
values; while the use of times far greater than 120 s is to have a better approximation at
slower load cycles, like the ones previously described. Finally, the limitation of 500 s in Tcycle
and the use of a nearest-neighbor extrapolation is used to fix the values of Nf at too large
cycle times. Figure 4.10 shows the Nf,chip after the interpolation and extrapolation process
with several values of ∆ϑj , ϑj,max and Tcycle as power cycle surfaces, and Figure 4.11 shows
the Nf,cond in terms of several values of ∆ϑc, ϑc,min and Tcycle . It is important to note that
the flat surface sections are due to the nearest-neighbor extrapolation. With the Nf,chip and
Nf,cond functions, and the cycle decomposition of ϑj and ϑc, the values of, respectively, the
failure time of the chip solder joint (tfail,chip) and the failure time of the conductor lead solder
joint (tfail,cond ) can be obtained by using the Miner’s rule described in Section 2.2.5.2.
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Figure 4.10.: Power cycling surfaces of the chip solder joint, calculated from interpolation: (a)
at ϑj,max=110 ◦C; (b) at ϑj,max=80 ◦C; (c) at ∆ϑj=30 ◦C; (d) at ∆ϑj=50 ◦C; (e) at Tcycle=120 s;
(f) at Tcycle=480 s.
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Figure 4.11.: Power cycling surfaces of the conduction lead solder joint, calculated from
interpolation: (a) at ϑc,min=20 ◦C; (b) at ϑc,min=70 ◦C; (c) at ∆ϑc=20 ◦C; (d) at ∆ϑc=50 ◦C; (e)
at Tcycle=120 s; (f) at Tcycle=480 s.
96 4. Comparative evaluation and performance of NPC-based converters
4.3. SIMULATION RESULTS OF THE 3.3kV 3L-VSCs
4.3.1. LOSS DISTRIBUTION AND TEMPERATURE AT EQUAL PHASE CURRENT
Here, the results of loss distribution and temperatures for a given output RMS current
of the phase p (ip,RMS) are shown as the pl and the ϑj . Figure 4.12 shows the power loss
and junction temperature distribution of the aforementioned 3L-VSCs at a fixed load current
of ip,RMS=480 A and a fixed carrier frequency of fcarr=750 Hz using 3L-SVM modulation, at
the previously defined critical operating points of ma and DPF; while Figure 4.13 shows
the same distribution plots, but modulated with 2L-SVM. Figures 4.15 and 4.16 show, the
losses and temperature distribution plots at ip,RMS=200 A and fcarr=1950 Hz modulated with
3L and 2L-SVM, respectively. Moreover, Figures 4.14 and 4.17 show the utilization of the
zero-commutation types of the 3L-ANPC-VSC with different ma and DPF at, respectively,
ip,RMS=480 A, fcarr=750 Hz and ip,RMS=200 A, fcarr=1950 Hz.
4.3.1.1. 3L-SVM, LOW SWITCHING FREQUENCY
Figure 4.12a (case A) shows that the most stressed devices in the case of the 3L-NPC-VSC
are the outer IGBTs due to both conduction and switching losses. The 3L-NPP-VSC dis-
tributes the switching losses among the inner and outer switches, considering an idealized
switching behavior of series-connected IGBTs, and therefore the ϑj of these most stressed
devices is significantly lower compared with the ones among the 3L-NPC-VSCs. Finally, the
3L-ANPC-VSC distributes the switching losses of the outer and inner IGBTs in order to bal-
ance the ϑj , and to do so, the total losses of the outer switches must be slightly higher than
the ones of the inner IGBTs, due to the thermal coupling of the inner switches and their cor-
responding FWDs, which also have reverse-recovery losses. This loss balance strategy can
be clearly appreciated in Figure 4.14a, which shows the percentage of zero-commutation
types of the 3L-ANPC-VSC under the operating point of Figure 4.12a, where the type-I com-
mutation (outer and NP devices) is more used than the type-II and type-III commutations.
Comparing the ϑj of the hottest devices, the difference between the 3L-NPC-VSCs and the
3L-NPP-VSCs is 21.7 ◦C, while between the first one and the 3L-ANPC-VSCs is 18.5 ◦C.
Figure 4.12b (case B) shows that the most stressed devices in the case of the 3L-NPC-VSC
are still the outer switches, but in this case there are almost no conduction losses, because
now the current flows mostly through the NP and inner devices, meaning that now the ϑj
becomes higher in the NP diodes. In the 3L-NPP-VSC, the NP diodes become the hottest
devices due to the conduction losses of the corresponding NP IGBTs, although with lower
ϑj than the observed for the 3L-NPC-VSCs. The 3L-ANPC-VSC, thanks to the ALB scheme,
balances the outer and inner IGBTs as well as the inner and NP diodes, and therefore, the
maximum ϑj is notoriously lower than the observed for the other converters. Figure 4.14b
shows that all the commutation types are used to balance the ϑj , with a higher proportion of
type-III commutations than the ones observed in the case A (Figure 4.14a). Comparing the
ϑj of the hottest devices, the difference between the 3L-NPC-VSCs and the 3L-NPP-VSCs
is only 7.8 ◦C, while between the first one and the 3L-ANPC-VSCs is 20 ◦C.
The case C at fcarr=750 Hz , (Figure 4.12c), shows that the hottest devices in the case
of the 3L-NPC-VSC are now the inner switches, due to the switching losses in the inner
IGBTs and the conduction losses in the inner diodes, both of them thermally coupled. In
the case of the 3L-NPP-VSC, although the losses in the outer and inner devices are equally
shared, the hottest devices are in this case the NP switches, because of the high amount
of switching losses they must handle. Although both the inner IGBTs of the 3L-NPC-VSCs
and the NP switches of the 3L-NPP-VSCs have the same losses, there are almost no losses
in the NP freewheeling diodes, therefore the ϑj is lower in the 3L-NPP-VSCs. Finally, the
3L-ANPC-VSC balances the losses between the outer and inner diodes, as well as inner and
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Figure 4.12.: Mean power losses (left) and junction temperatures (right) among the semicon-
ductors of the 3L-VSCs at ip,RMS=480 A, using SVM at fcarr=750 Hz: (a) ma=1.15, DPF=1; (b)
ma=0.05, DPF=1; (c) ma=1.15, DPF=-1; (d) ma=0.05, DPF=-1.
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Figure 4.13.: Mean power losses (left) and junction temperatures (right) among the semicon-
ductors of the 3L-VSCs at ip,RMS=480 A, using 2L-SVM at fcarr=750 Hz: (a) ma=0.5, DPF=1;
(b) ma=0.05, DPF=1; (c) ma=0.5, DPF=-1; (d) ma=0.05, DPF=-1.
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Figure 4.14.: Percentage of zero commutation types in the 3L-ANPC-VSC for each operating
point, at ip,RMS=480 A and fcarr=750 Hz.
NP switches, achieving a lower ϑj compared with the other converters. Figure 4.14c shows
that all the commutation types are used to balance the ϑj , with a higher proportion of type-III
commutations than the ones observed in the previous cases, because in this case, the
conduction losses through the diodes are more relevant than their reverse-recovery losses,
and now most of the switching losses are focused on the NP switches. Comparing the ϑj of
the hottest devices, the difference between the 3L-NPC-VSCs and the 3L-NPP-VSCs is only
10.1 ◦C, while between the first one and the 3L-ANPC-VSCs is 18.5 ◦C.
Finally, Figure 4.12d (case D) shows that the inner IGBTs of 3L-NPC-VSC are even hotter
than in the case C, because now the conduction losses are also in the inner switches due
to the low ma. In the case of the 3L-NPP-VSC, the NP switches suffer an increment of
the conduction losses, and therefore these devices are even hotter than in the case C, and
because the NP IGBTs and diodes are thermally coupled and both with increased conduction
losses, the ϑj of the 3L-NPP-VSCs are higher than the observed one in the 3L-NPC-VSCs.
The 3L-ANPC-VSC on the other hand balances the losses of the inner and NP switches,
achieving notoriously lower temperatures compared with the other converters- To do so, the
3L-ANPC-VSCs uses type-I and type-II commutations, as shown in Figure 4.14d.
4.3.1.2. 2L-SVM, LOW SWITCHING FREQUENCY
Figures 4.13a and 4.13b (motor operation) show that the 2L-SVM used at low modulation
indices allows, in the case of the 3L-NPC-VSC a better loss distribution among the semicon-
ductors, and hence, a lower ϑj compared with the case B modulated with 3L-SVM (Figure
4.12b). The situation is similar in the 3L-NPP-VSC, with a more balanced loss share in the
NP switches and diodes, compared with the loss distribution observed in Figure 4.12b. On
the contrary, in the 3L-ANPC-VSC, the use of the 2L-SVM does not seem to represent an
important improvement in terms of the loss balance among the semiconductors.
Figures 4.13c and 4.13d (generator operation) show similar improvements in the case of
the 3L-NPC-VSCs and the 3L-NPP-VSCs (see Figure 4.12d to compare), and in the case of
the 3L-ANPC-VSC, a small decrement of the ϑj of 3.9 ◦C is observed.
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Figure 4.15.: Mean power losses (left) and junction temperatures (right) among the semicon-
ductors of the 3L-VSCs at ip,RMS=200 A, using SVM at fcarr=1950 Hz: (a) ma=1.15, DPF=1;
(b) ma=0.05, DPF=1; (c) ma=1.15, DPF=-1; (d) ma=0.05, DPF=-1.
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Figure 4.16.: Mean power losses (left) and junction temperatures (right) among the semicon-
ductors of the 3L-VSCs at ip,RMS=200 A, using 2L-SVM at fcarr=1950 Hz: (a) ma=0.5, DPF=1;
(b) ma=0.05, DPF=1; (c) ma=0.5, DPF=-1; (d) ma=0.05, DPF=-1.
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Figure 4.17.: Percentage of zero commutation types in the 3L-ANPC-VSC for each operating
point,at ip,RMS=200 A and fcarr=1950 Hz.
4.3.1.3. 3L-SVM, HIGH SWITCHING FREQUENCY
Figure 4.15 shows the power loss and ϑj distribution of the aforementioned 3L-VSCs. The
results observed in the 3L-NPC-VSCs and the 3L-NPP-VSCs show a more preponderant con-
tribution of the switching losses compared with the results at fcarr=750 Hz, and the main
differences is the location of the maximum ϑj between the 3L-NPC-VSCs and the other con-
verters. The most notorious qualitative difference can be observed in the 3L-ANPC-VSCs
(Figure 4.15c and 4.12c). At low fcarr , the conduction losses of the inner diodes become pre-
ponderant and define the location of the hottest devices, while at higher fcarr , the switching
losses define the most stressed devices, which are, by a low difference, the inner switches,
indicating that the loss balancing algorithm has a better performance when the switching
losses are far more relevant than the conduction ones. These differences can be also ob-
served in Figures 4.17 and 4.14, where the percentage of zero-commutation types for the
3L-ANPC-VSCs are shown. At the case “C”, the percentage of type-II commutations are
higher at high switching frequencies, indicating a better performance of the loss balancing
algorithm due to the reduced interference of the conduction losses in the junction tempera-
ture of the devices to be balanced.
4.3.1.4. 2L-SVM, HIGH SWITCHING FREQUENCY
Figure 4.16 shows the power loss and junction temperature distribution of the most
stressed devices using the 2L-SVM modulation strategy, and Figure 4.17 shows the per-
centage of zero commutation types in the 3L-ANPC-VSC. Compared with the performance
at low switching frequencies, the losses of the 3L-NPC-VSC are more uneven, due to the
preponderance of the switching losses over the conduction ones, especially at high ma. In
the case of the 3L-NPP-VSC, the NP devices are the most stressed ones, no matter if the
switching or conduction losses are higher. Finally, the 3L-ANPC-VSC presents colder chip
temperatures compared with the 3L-SVM, unlike the results at low fcarr , because the ALB
algorithm has a better performance when the switching losses are more relevant.
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Figure 4.18.: Mean power losses (left) and junction temperatures (right) among the semicon-
ductors of the 3L-VSCs at maximum load current, using 3L-SVM at fcarr=750 Hz: (a) ma=1.15,
DPF=1; (b) ma=0.05, DPF=1; (c) ma=1.15, DPF=-1; (d) ma=0.05, DPF=-1.
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Figure 4.19.: Contour plots of the maximum load currents and relative differences of the 3L-VSCs, modulated with SVM at fcarr=750 Hz:
(a) ip,rms,max,NPC ; (b) ip,rms,max,NPP ; (c) ip,rms,max,ANPC ; (d) reldif(ip,rms,max,NPP , ip,rms,max,NPC ); (e) reldif(ip,rms,max,ANPC , ip,rms,max,NPC ); (f)
reldif(ip,rms,max,ANPC , ip,rms,max,NPP ).
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Figure 4.20.: Mean power losses (left) and junction temperatures (right) among the semi-
conductors of the 3L-VSCs at maximum load current, using 3L-SVM at fcarr=1950 Hz: (a)
ma=1.15, DPF=1; (b) ma=0.05, DPF=1; (c) ma=1.15, DPF=-1; (d) ma=0.05, DPF=-1.
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Figure 4.21.: 3D surface plots of the maximum load currents and relative differences of the 3L-VSCs, modulated with SVM at
fcarr=1950 Hz: (a) ip,rms,max,NPC ; (b) ip,rms,max,NPP ; (c) ip,rms,max,ANPC ; (d) reldif(ip,rms,max,NPP , ip,rms,max,NPC ); (e) reldif(ip,rms,max,ANPC , ip,rms,max,NPC );
(f) reldif(ip,rms,max,ANPC , ip,rms,max,NPP ).
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Figure 4.22.: Contour plots of the maximum load currents of the 3L-VSCs, modulated with 2L-SVM: (a) ip,rms,max,NPC at fcarr=750 Hz; (b) ip,rms,max,NPP
at fcarr=750 Hz; (c) ip,rms,max,ANPC at fcarr=750 Hz; (d) ip,rms,max,NPC at fcarr=1950 Hz; (e) ip,rms,max,NPP at fcarr=1950 Hz; (f) ip,rms,max,ANPC at
fcarr=1950 Hz.
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4.3.2. MAXIMUM PHASE CURRENT
The next results show the maximum phase current these 3L-VSCs can handle, such that
the ϑj of the most stressed device does not exceed ϑj,av,max=120 ◦C. Figure 4.18 shows the
average power losses and ϑj among the semiconductors at a fcarr of 750 Hz and maximum
load current, modulated with 3L-SVM, and evaluated at the four critical points in terms of
ma and DPF, while Figure 4.20 shows the same variables but at a fcarr of 1950 Hz. Figure
4.19 show the maximum phase currents for several values of ma and DPF at fcarr=750 Hz
and modulated with 3L-SVM, as well as the difference between currents iA and iB relative
to iB (reldif (iA, iB)), defined as
reldif (iA, iB) =
iA − iB
iB
, (4.14)
while Figure 4.21 show the same results, but at fcarr=1950 Hz. Finally, Figure 4.22 show the
maximum phase current at both high and low switching frequencies, but modulated with
2L-SVM. In the Appendix D, those figures are depicted as 3D surfaces.
4.3.2.1. 3L-SVM, LOW SWITCHING FREQUENCY
Figure 4.18a (case A) shows that the 3L-NPC-VSC at ip,rms =585 A stresses the outer
switches, while both the 3L-NPP-VSC at ip,rms =850 A, and the 3L-ANPC-VSC at ip,rms =800 A
concentrate the power losses at both the outer and inner IGBTs. However, since the latter
has some extra losses in the inner diodes, which contribute to increase the ϑj due to the
thermal coupling, the 3L-NPP-VSC can deliver more power.
Figure 4.18b (case B) shows that the 3L-NPC-VSC at ip,rms =795 A stresses the outer
switches and NP diodes, due to the increment of the conduction losses in the latter devices.
In the case of the 3L-NPP-VSC at ip,rms =625 A, the NP devices are stressed with less current
compared with the 3L-NPC-VSC due to the thermal coupling between NP IGBTs and diodes.
Finally, the 3L-ANPC-VSC at ip,rms =1010 A distributes the losses between the outer, inner
and NP devices, allowing a higher output power compared with the other VSCs.
Figure 4.18c (case C) shows that the 3L-NPC-VSC at ip,rms =600 A stresses the in-
ner switches and diodes, which increases the ϑj due to the thermal coupling, while the
3L-NPP-VSC at ip,rms =770 A has the highest temperatures at the NP switches with higher
current. In the case of the 3L-ANPC-VSC at ip,rms =845 A, the ALB scheme allows a better
power loss balance between the outer and inner diodes, and hence increases the output
power compared with the previous converters.
Figure 4.18d (case D) shows that the 3L-NPC-VSC at ip,rms =570 A has the highest losses
at the inner IGBTs, while the 3L-NPP-VSC at ip,rms =570 A stresses both NP devices, and
hence allows a smaller current compared with the first converter. Finally, the 3L-ANPC-VSC
at ip,rms =875 A distributes the losses between the inner and NP devices, allowing a higher
current.
The results of the maximum feasible currents and relative differences of Figures 4.18 and
4.19 show that in the case of the 3L-NPC-VSCs and the 3L-ANPC-VSCs, the worst cases are
located at DPF=±1 and nominal ma, but the relative differences are around 30-40% at DPF=1
and between 40-50% at DPF=−1, evincing the improved performance of the 3L-ANPC-VSCs
and its ALB scheme. The case of the 3L-NPP-VSC is different and does not show the more
symmetric behavior observed in the other 3L-VSCs between motor and generator operation.
While at motor and close-to-reactive operation (0≤φ1≤60°, 0≥φ1≥−60°) and nominal out-
put voltage, its performance is as good or even better compared with the 3L-ANPC-VSC, due
to the ideal loss distribution between the outer and inner IGBTs without coupled thermal be-
havior; at generator operation, the NP devices limit the maximum feasible current, even mak-
ing it comparable with the 3L-NPC-VSC at values of ma lower than the nominal. These results
indicate that at nominal motor operation, the 3L-NPP-VSCs deliver the highest output power
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(850 A, reldif (ANPC, NPP)=-5.8%), but at generator operation and/or lower values of ma, its
performance is rather poor, and the 3L-ANPC-VSC (ip,rms =845 A, reldif (ANPC, NPP)=9.7%
at case C and ip,rms =875 A, reldif (ANPC, NPP)=82.2% at case D) is therefore the most
indicated converter for the latter kind of applications.
4.3.2.2. 3L-SVM, HIGH SWITCHING FREQUENCY
Compared with Figure 4.18, Figure 4.20 achieves the maximum ϑj with less output current
due to the increment of the switching frequency (fcarr=1950 Hz). Moreover, the relatively
higher switching losses compared with the conduction ones generate some differences
related with the thermal stress distribution, compared with the results of low switching
frequency (fcarr=750 Hz).
Figure 4.20a (case A) shows that the 3L-NPC-VSC at ip,rms =225 A stresses the outer
switches, while both the 3L-NPP-VSC at ip,rms =480 A, and the 3L-ANPC-VSC at ip,rms =430 A
stress the outer and inner IGBTs, but the latter VSC can deliver less power due to the extra
losses in the inner diodes.
Figure 4.20b (case B) shows that the 3L-NPC-VSC at ip,rms =250 A still concentrates the
losses in the outer switches, while the 3L-NPP-VSC at ip,rms =405 A stresses mostly the NP
diodes with conduction and reverse-recovery losses, and the 3L-ANPC-VSC at ip,rms =490 A
distributes the losses between the outer and inner devices, allowing a higher output power
compared with the other VSCs.
Figure 4.20c (case C) shows that the 3L-NPC-VSC at ip,rms =225 A stresses the inner
switches and diodes, while the 3L-NPP-VSC at ip,rms =770 A concentrates the losses only
in the NP switches, and the 3L-ANPC-VSC at ip,rms =520 A balance the outer, inner and NP
devices, allowing a higher load current.
Figure 4.20d (case D) shows that the 3L-NPC-VSC at ip,rms =230 A has the highest losses
at the inner switches, while the 3L-NPP-VSC at ip,rms =210 A stresses mostly the NP IG-
BTs, allowing a smaller current compared with the first converter, and the 3L-ANPC-VSC
at ip,rms =485 A distributes the losses between the inner and NP devices, allowing a higher
current.
The results of the maximum feasible currents and relative differences at fcarr=1950 Hz
shown in Figure 4.21 depicts an ever higher difference between the maximum currents of
the studied 3L-VSCs compared with the behavior at fcarr=750 Hz. While at motor operation
and nominal output the 3L-NPP-VSCs has a superior performance (reldif (NPP, NPC)≈120%,
reldif (ANPC, NPP)≈-9.37%), at generator operation and nominal output the 3L-ANPC-VSC
more than doubles the maximum output power compared with the 3L-NPP-VSCs one
(reldif (ANPC, NPP)≈112%). It is also important to note that the current differences be-
tween motor and generator operation in the 3L-NPP-VSC are even higher that the ones
observed at low fcarr (see Figures 4.18 and 4.18) due to the higher preponderance of the
switching losses.
4.3.2.3. 2L-SVM
Finally, Figure 4.22 show the results of the maximum currents and relative differences,
when modulated with 2L-SVM, at both high and low switching frequencies. Comparing
the 3L-NPC-VSCs and the 3L-NPP-VSCs, the differences at fcarr=750 Hz are small but no-
ticeable, delivering the 3L-NPC-VSC more current than the 3L-NPP-VSCs one (790 A versus
700 A); while at high frequencies these differences can be neglected. In the case of the
3L-ANPC-VSC, the ALB scheme allows a notoriously superior performance, making it the
ideal converter topology for zero-speed and high power applications. Comparing the results
of 2L-SVM with the ones modulated with 3L-SVM, in most of the operation points and con-
verters the 2L-SVM achieves the best results in terms of maximum power.
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4.3.3. LIFE CYCLE
The results of the junction and case temperatures of the most stressed devices within the
3L-VSCs, affected by the cycling load of Figure 4.9, are shown in Figure 4.23, while its cycle
decomposition and the corresponding total tfail (all of them calculated with the “Rainflow”
algorithm, see Appendix B) are listed in Tables 4.4 in the case of, respectively, the junction
and case temperatures.
The most stressed devices in terms of Nf,chip, which depends on the ϑj , at the gen-
erator side are the 3L-NPC-VSC’s inner IGBTs, the 3L-NPP-VSC’s NP IGBTs, and the
3L-ANPC-VSC’s outer diodes; while at the grid side, the 3L-NPC-VSC’s outer IGBTs, the
3L-NPP-VSC’s outer IGBTs, and the 3L-ANPC-VSC’s inner IGBTs are the most stressed
ones. In the case of the Nf,cond , which depends on the ϑc, the critical devices at the gen-
erator side are the 3L-NPC-VSC’s inner modules, the 3L-NPP-VSC’s NP modules, and the
3L-ANPC-VSC’s outer ones; while at the grid side are the 3L-NPC-VSC’s outer modules, the
3L-NPP-VSC’s outer modules, and the 3L-ANPC-VSC’s inner modules. It is important to
note that the location of the critical devices at the grid and generator side coincides with the
most stressed devices during, respectively, motor and generator nominal operation.
The junction and case temperatures of all the aforementioned critical devices are shown in
Figure 4.23. From a qualitative analysis, the stressed devices within the 3L-NPC-VSC have,
at both generator and grid sides, the highest temperature ripple, as well as the highest
maximum value, which implies that this converter is expected to have the lowest lifetime
among the three compared 3L-VSCs. At the generator side, the 3L-ANPC-VSC has bay far
the lowest values of ripple and mean temperature, while at the grid side, the 3L-NPP-VSC
is the converter with the lowest critical mean temperature and ripple, slightly lower than the
ones observed in the 3L-ANPC-VSC.
From the junction temperature cycle decomposition listed in Table 4.4, the 3L-NPC-VSC
at the generator side has a tfail,chip of 1.9 years, while in the 3L-NPP-VSC the tfail,chip is 2.04
years, representing the 107.52% of the tfail,chip corresponding to the first converter. In the
case of the 3L-NPP-VSC, the reduction of around 5 ◦C in the ∆ϑj and ϑj,max provoked only
a slight increment of the lifetime of such converter. The 3L-ANPC-VSC allows a tfail,chip of
17.57 years, or 924.95% of the tfail,chip calculated for the 3L-NPC-VSC. In this case, the re-
duction of ∆ϑj and ϑj,max is much larger, around 20 ◦C colder in both indicators, roughly 4
times the difference observed between the 3L-NPC-VSC and the 3L-NPP-VSC. This notori-
ous difference is due to the nature of the Nf curves, which its value decreases exponentially
in terms of the increments of ∆ϑ and ϑmax or ϑmin.
At the grid side, the ϑj cycle decomposition shows that the tfail,chip in the case of the
3L-NPC-VSC is 1.73 years; while the 3L-NPP-VSC has a tfail,chip of 22.42 years; and the
3L-ANPC-VSC achieves a tfail,chip of 8.10 years (468%). In the case of the 3L-NPP-VSC, with
the longest failure time, the differences of ∆ϑj and ϑj,max in the most significant cycles, re-
spect to the ones in the 3L-NPC-VSC, are of around 23-25 ◦C, meaning a tfail,chip of 1297.04%
respect to the time corresponding to the fist converter. The most significant cycles in the
3L-ANPC-VSC have differences in ∆ϑj and ϑj,max of around 19-21 ◦C respect to the values
observed in the 3L-NPC-VSC, but the increase in tfail,chip represents only 468.46% of the
one calculated for the first converter. These previous results show that the decrement of
the temperature variables implies an exponential increment in tfail .
From the case temperature cycle decomposition listed in Table 4.5, both the 3L-NPC-VSC
and the 3L-NPP-VSC at the generator side have similar values of tfail,cond , although the cycle
decomposition of the latter converter generates smaller ∆ϑc and ϑc,min. The main differ-
ence can be observed in the period of the most significant cycles, which in the case of the
3L-NPP-VSC corresponds to 1157 s. And as presented in the power cycling surfaces of Fig-
ures 4.10 and 4.11, the higher the Tcycle, the lower the Nf . In comparison, the tfail,cond in
the 3L-ANPC-VSC is notoriously longer in both generator and grid side. It is also important
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Figure 4.23.: Temperature over time of the most stressed devices in terms of failure
time, corresponding to the wind generator cyclic application driven by the 3.3 kV VSCs at
fcarr=1050 Hz: (a) ϑj , generator-side; (b) ϑj , grid-side. (c) ϑc, generator-side; (d) ϑc, grid-side.
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Table 4.4.: Junction temperature cycle decomposition of the most stressed device in the
case of the wind generator, driving the same load cycle, and comparing the 3.3 kV VSCs.
n
∆ϑj,n ϑj,max,n Tcycle,n cycles Nf,chip,n
tfail,chip
(◦C) (◦C) (s) (years) (%3L−NPC−V SC )
3L-NPC-VSC, generator-side, T2,p
1 50.96 107.57 217.38 1.00 3.058 280 × 106
1.90 100.00
2 47.30 110.06 360.52 0.50 1.675 404 × 105
3 49.61 112.37 471.58 0.50 1.186 205 × 105
4 22.91 82.99 78.28 1.00 1.553 516 × 1010
5 40.77 103.97 254.19 1.00 3.783 001 × 105
6 53.79 112.37 596.19 0.50 1.001 660 × 105
7 51.09 109.66 839.94 0.50 1.026 233 × 105
8 51.09 109.66 839.94 0.50 1.026 233 × 105
9 51.09 109.66 839.94 0.50 1.026 233 × 105
3L-NPP-VSC, generator-side, T6,p
1 24.04 102.95 217.38 1.00 7.600 559 × 106
2.04 107.52
2 42.53 104.86 360.65 0.50 1.842 415 × 105
3 44.45 106.78 471.38 0.50 1.169 042 × 105
4 22.31 82.41 59.60 1.00 6.640 059 × 1010
5 36.87 99.89 254.33 1.00 6.104 450 × 105
6 48.18 106.78 596.39 0.50 1.027 029 × 105
7 46.04 104.64 839.94 0.50 9.993 621 × 104
3L-ANPC-VSC, generator-side, D2,p
1 30.32 85.05 360.52 0.50 3.574 388 × 106
17.57 924.95
2 31.49 86.22 471.11 0.50 9.826 607 × 105
3 26.75 81.80 254.09 1.00 5.481 467 × 107
4 33.21 86.22 596.65 0.50 5.118 837 × 105
5 31.77 84.78 840.00 0.50 9.574 943 × 105
3L-NPC-VSC, grid-side, T1,p
1 29.52 106.94 217.53 1.00 2.138 903 × 106
1.73 100.00
2 50.71 109.36 360.51 0.50 1.513 993 × 105
3 52.52 111.17 468.73 0.50 1.097 710 × 105
4 22.27 78.49 66.55 1.00 9.122 027 × 1010
5 21.29 97.06 76.03 1.00 3.318 393 × 109
6 44.98 103.78 253.87 1.00 3.049 753 × 105
7 56.40 111.17 598.99 0.50 9.572 054 × 104
8 53.90 108.66 840.09 0.50 9.639 268 × 104
3L-NPP-VSC, grid-side, T2,p
1 29.65 84.29 360.51 0.50 4.697 895 × 106
22.42 1297.04
2 30.79 85.44 468.73 0.50 1.277 625 × 106
3 26.19 80.85 253.91 1.00 7.859 288 × 107
4 32.95 85.44 598.99 0.50 7.523 148 × 105
5 31.39 83.88 840.09 0.50 9.574 943 × 105
3L-ANPC-VSC, grid-side, T2,p
1 32.81 88.12 360.59 0.50 1.401 315 × 106
8.10 468.46
2 34.05 89.36 469.49 0.50 4.385 294 × 105
3 28.96 84.26 254.27 1.00 1.861 487 × 107
4 36.52 89.36 598.19 0.50 2.557 425 × 105
5 34.77 87.62 840.13 0.50 4.188 995 × 105
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Table 4.5.: Case temperature cycle decomposition of the most stressed device in the case
of the wind generator, driving the same load cycle, and comparing the 3.3 kV VSCs.
n
∆ϑc,n ϑc,min,n Tcycle,n cycles Nf,cond,n
tfail,cond
(◦C) (◦C) (s) (years) (%3L−NPC−V SC )
3L-NPC-VSC, generator-type, M2,p
1 5.962 75.48 91.55 1 1.380 249 × 108
2.848 100
2 14.5 74.11 217.6 1 1.699 953 × 106
3 29.15 61.68 360.3 0.5 1.661 458 × 105
4 5.377 79.37 31.12 1 3.106 324 × 109
5 31.34 61.68 470.7 0.5 1.192 211 × 105
6 7.312 85.71 909.8 0.5 2.601 468 × 105
7 7.926 72.51 79.52 1 3.378 828 × 108
8 24.43 61.28 247.5 0.5 3.797 391 × 105
9 29.11 61.28 280.4 0.5 2.154 060 × 105
3L-NPP-VSC, generator-type, M5,p
1 11.33 72.6 217.5 1 3.550 319 × 106
2.815 98.85
2 24.38 61.26 360.4 0.5 1.899 122 × 105
3 11 70.42 195.8 1 6.484 742 × 106
4 26.18 61.26 471.3 0.5 1.195 007 × 105
5 5.869 71.33 79.68 1 4.816 751 × 108
6 26.33 61.11 1157 0.5 1.081 077 × 105
7 24.28 61.11 280.4 0.5 3.052 940 × 105
3L-ANPC-VSC, generator-type, M2,p
1 9.117 63.46 217.6 1 7.104 947 × 106
269.6 9467
2 5.186 62.65 77.92 1 2.560 960 × 109
3L-NPC-VSC, grid-type, M4,p
1 7.146 72.7 91.42 1 1.963 076 × 108
65.79 100
2 14.36 71.21 217.8 1 1.879 904 × 106
3 5.511 77.24 31.46 1 5.531 404 × 109
4 9.697 73.59 145.1 1 2.516 689 × 107
5 8.699 69.66 76.7 1 6.894 486 × 108
3L-NPP-VSC, grid-type, M3,p
1 8.813 61.59 217.8 1 7.390 955 × 106
194.6 295.82 5.687 67.16 179.4 1 1.666 646 × 107
3 5.327 60.61 76.78 1 4.215 338 × 109
3L-ANPC-VSC, grid-type, M2,p
1 5.249 64.84 91.42 1 7.406 981 × 108
203.8 309.8
2 10.48 63.78 217.8 1 6.007 532 × 106
3 7.048 65.59 145.2 1 5.388 925 × 107
4 6.472 62.71 76.7 1 2.757 419 × 109
to remark that at the generator side, the tfail,cond in the 3L-NPP-VSC and 3L-NPC-VSC is just
slightly longer than the tfail,chip, but in the case of the grid side, the tfail,cond can be neglected
compared with the tfail,chip.
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4.4. SIMULATION RESULTS OF THE 6.6kV 5L AND 3L-VSCs
4.4.1. LOSS DISTRIBUTION AND TEMPERATURE AT EQUAL PHASE CURRENT
Here, the results of loss distribution and temperatures for a given ip,RMS are shown as the
pl and the ϑj . Figures 4.24 and 4.25 show, respectively, the power loss and ϑj distribution
of the 5L-VSCs and the 3L-ANPC-VSC at a fixed load current of ip,RMS=350 A and a carrier
frequencies of 1950 Hz (HF), at the previously defined critical operating points of ma and
DPF; while Figures 4.26 and 4.27 show the same variables, but with the 5L-VSCs switching
at a carrier frequency of 850 Hz (LF). The 3L-ANPC-VSC switches at fcarr=1950 Hz (HF) in all
the comparisons with the 5L-VSCs.
4.4.1.1. 5L-VSCs AT HIGH SWITCHING FREQUENCY (HF)
Figures 4.24a and 4.25a (case A) show that, comparing with the same carrier frequency,
the 3L-ANPC-VSCs and the 5L-ANPC-VSCs have similar maximum losses located in, respec-
tively, the outer and inner switches, but due to the thermal coupling, the inner IGBTs of the
5L-ANPC-VSCs are hotter than the outer and inner switches of the 3L-ANPC-VSCs, both of
them blocking at commutations the same voltage of one fourth the DC-link voltage. In the
case of the 5L-SMC, it achieves a far better performance in terms of the power losse distri-
bution among its semiconductors and the ϑj of its most stressed devices (more than 25 ◦C
colder compared with the 3L-ANPC), because its most stressed devices (the outer IGBTs)
block only VDC / 8 during the commutation.
Figures 4.24b and 4.25b (case B) show that the 5L-ANPC-VSC has a similar power loss
and ϑj distribution compared with the previous case, with the conduction losses moved from
the outer and inner switches to the inner diodes and NP switches, and due to the thermal
coupling, the inner IGBTs are the hottest semiconductors, without notorious temperature
differences. At the same carrier frequency (HF), the 3L-ANPC-VSC has a slightly lower ϑj .
In the case of the 5L-SMC, the losses and higher temperatures are located in the NP diodes
(which blocks VDC / 4 during the commutation), but the ϑj is more than 20 ◦C colder compared
with the 5L-ANPC-VSC.
In the case of the generator operation, shown in Figures 4.24c and 4.25c (case C), the
5L-ANPC-VSCs still concentrates the power losses on the inner devices, but in this case the
diodes are the most stressed devices. Compared with the 3L-ANPC-VSC, the 5L-ANPC-VSC
has a maximum ϑj 15 ◦C hotter when modulated with the same carrier frequency (HF). These
results also show that the 5L-SMC stresses the NP IGBTs, with a value of ϑj more than 20 ◦C
colder than the devices in the 5L-ANPC-VSCs, but almost 15 ◦C hotter compared with the
same converter but at nominal motor operation (case A).
Finally, Figures 4.24d and 4.25d (case D) show that the 3L-ANPC-VSC at the same carrier
frequency has the best performance out of the three compared converters, which allows a
better loss balance among its hottest semiconductors (inner and NP switches), compared
with the 5L-ANPC-VSC and 5L-SMC, which concentrates its losses on, respectively, the inner
diodes and the NP switches.
It is important to remark that, according to the hypothesis, the flying capacitor balance
schemes in both 5L-VSCs allow an even power loss distribution among the devices in use
(conduction and commutation) by the redundant intermediate levels. In the case of the
5L-ANPC-VSC, the average losses in T9 and T10 are practically identical, and the same occurs
with D9 and D10 (all of them described as inner devices). In the case of the 5L-SMC, the
average losses in T1 and T9, as well as D1 and D9 are almost identical, but in this case the
balance occurs in both the inner and outer devices.
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Figure 4.24.: Mean power losses among the semiconductors of the 3L-ANPC-VSC and the
5L-VSCs at fcarr=1950 Hz (HF), with ip,RMS=350 A, using SVM: (a) ma=1.15, DPF=1; (b)
ma=0.05, DPF=1; (c) ma=1.15, DPF=-1; (d) ma=0.05, DPF=-1.
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Figure 4.25.: Mean junction temperature among the semiconductors of the 3L-ANPC-VSC
and the 5L-VSCs at fcarr=1950 Hz (HF), with ip,RMS=350 A, using SVM: (a) ma=1.15, DPF=1;
(b) ma=0.05, DPF=1; (c) ma=1.15, DPF=-1; (d) ma=0.05, DPF=-1.
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Figure 4.26.: Mean power losses among the semiconductors of the 3L-ANPC-VSC at
fcarr=1950 Hz (HF) and the 5L-VSCs at fcarr=850 Hz (LF), with ip,RMS=350 A, using SVM: (a)
ma=1.15, DPF=1; (b) ma=0.05, DPF=1; (c) ma=1.15, DPF=-1; (d) ma=0.05, DPF=-1.
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Figure 4.27.: Mean junction temperature among the semiconductors of the 3L-ANPC-VSC
at fcarr=1950 Hz (HF) and the 5L-VSCs at fcarr=850 Hz (LF), with ip,RMS=350 A, using SVM:
(a) ma=1.15, DPF=1; (b) ma=0.05, DPF=1; (c) ma=1.15, DPF=-1; (d) ma=0.05, DPF=-1.
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4.4.1.2. 5L-VSCs AT LOW SWITCHING FREQUENCY (LF)
Figures 4.26a and 4.27a (case A) show that, the 3L-ANPC-VSC and the 5L-ANPC-VSC
have similar maximum losses located in, respectively, the outer and inner switches, but due
to the thermal coupling, the inner IGBTs of the 5L-ANPC-VSCs are hotter than the outer
and inner switches of the 3L-ANPC-VSC, both of them blocking at commutations the same
voltage of one fourth the DC-link voltage. In the case of the 5L-SMC, it achieves a far better
performance in terms of the power losse distribution among its semiconductors and the ϑj
of its most stressed devices (more than 25 ◦C colder compared with the 3L-ANPC), because
its most stressed devices (the outer IGBTs) block only VDC / 8 during the commutation.
Figures 4.26b and 4.27b (case B) show that the 5L-ANPC-VSCs has a similar power loss
and ϑj distribution compared with the previous case, with the conduction losses moved from
the outer and inner switches to the inner diodes and NP switches, and due to the thermal
coupling, the inner IGBTs are the hottest semiconductors, without notorious temperature
differences. At the same carrier frequency (HF), the 3L-ANPC-VSC has a slightly lower ϑj .
In the case of the 5L-SMC, the losses and higher temperatures are located in the NP diodes
(which blocks VDC / 4 during the commutation), but the ϑj is more than 20 ◦C colder compared
with the 5L-ANPC-VSC.
In the case of the generator operation, shown in Figures 4.26c and 4.27c (case C), the
5L-ANPC-VSC still concentrates the power losses on the inner devices, but in this case the
diodes are the most stressed devices. Compared with the 3L-ANPC-VSC, the 5L-ANPC-VSC
has a maximum ϑj 15 ◦C hotter when modulated with the same carrier frequency (HF). These
results also show that the 5L-SMC stresses the NP IGBTs, with a value of ϑj more than
20 ◦C colder than the devices in the 5L-ANPC-VSC, but almost 15 ◦C hotter compared with
the same converter but at nominal motor operation (case A).
Finally, Figures 4.26d and 4.27d (case D) show that the 3L-ANPC-VSC at the same carrier
frequency has the best performance out of the three compared converters, which allows a
better loss balance among its hottest semiconductors (inner and NP switches), compared
with the 5L-ANPC-VSC and 5L-SMC, which concentrates its losses on, respectively, the inner
diodes and the NP switches.
4.4.2. MAXIMUM PHASE CURRENT
The next results show the maximum phase current the 3-and-5L converters can handle,
such that the ϑj of the most stressed device does not exceed ϑj,av,max=120 ◦C. Figures 4.28
and 4.29 show, respectively, the power loss and junction temperature distribution among
the power semiconductors of the 5L-ANPC-VSC at the four critical operating points, 5L-SMC,
and 3L-ANPC-VSC, all of them modulated with fcarr=1950 Hz (HF); while Figures 4.30 and
4.31 show the same figures of merit, but in this case the 5L converters are modulated
with fcarr=850 Hz (LF). Figure 4.32 shows the maximum phase current and their relative
differences for the whole range of ma and DPF, with all the converters modulated at HF, and
Figure 4.33 shows the same figures of merit, but using fcarr=850 Hz (LF) to modulate the
5L-VSCs. In the Appendix D, those figures are depicted as 3D surfaces.
4.4.2.1. 3L- AND 5L-VSCs AT HIGH SWITCHING FREQUENCY (HF)
At motor operation and nominal voltage (case A, see Figures 4.28a and 4.29a), the in-
ner switches are the most stressed devices, and in the case of the 3L-ANPC-VSC and the
5L-SMC, the power losses are also distributed among the outer IGBTs. Since the outer and
inner freewheeling diodes do not have any power loss in the case of the 5L-SMC, this con-
verter can handle higher currents than the other ones (ip,RMS=745 A). Moreover, the outer
IGBTs in the 5L-SMC have switching losses at VDC / 8, compared with the switching losses at
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Figure 4.28.: Mean power losses among the semiconductors of the 3L-ANPC-VSC and the
5L-VSCs at fcarr=1950 Hz (HF) and maximum phase current, using SVM: (a) ma=1.15, DPF=1;
(b) ma=0.05, DPF=1; (c) ma=1.15, DPF=-1; (d) ma=0.05, DPF=-1.
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Figure 4.29.: Mean junction temperature among the semiconductors of the 3L-ANPC-VSC
and the 5L-VSCs at fcarr=1950 Hz (HF) and maximum phase current, using SVM: (a) ma=1.15,
DPF=1; (b) ma=0.05, DPF=1; (c) ma=1.15, DPF=-1; (d) ma=0.05, DPF=-1.
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Figure 4.30.: Mean power losses among the semiconductors of the 3L-ANPC-VSC at
fcarr=1950 Hz (HF) and the 5L-VSCs at fcarr=850 Hz (LF), with maximum phase current, using
SVM: (a) ma=1.15, DPF=1; (b) ma=0.05, DPF=1; (c) ma=1.15, DPF=-1; (d) ma=0.05, DPF=-1.
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Figure 4.31.: Mean junction temperature among the semiconductors of the 3L-ANPC-VSC
at fcarr=1950 Hz (HF) and the 5L-VSCs at fcarr=850 Hz (LF), with maximum phase current,
using SVM: (a) ma=1.15, DPF=1; (b) ma=0.05, DPF=1; (c) ma=1.15, DPF=-1; (d) ma=0.05,
DPF=-1.
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Figure 4.32.: Contour plots of the maximum load current and relative differences of the 3L- and 5L-VSCs, at fcarr=1950 Hz:
(a)ip,rms,max,3LANPC ; (b)ip,rms,max,5LANPC ; (c) ip,rms,max,5LSMC ; (d) reldif(ip,rms,max,5LANPC , ip,rms,max,3LANPC ); (e) reldif(ip,rms,max,5LSMC , ip,rms,max,3LANPC );
(f) reldif(ip,rms,max,5LSMC , ip,rms,max,5LANPC ).
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Figure 4.33.: Contour plots of the maximum load current and relative differences of the 3L-ANPC-VSC at fcarr=1950 Hz, and
the 5L-VSCs atfcarr=850 Hz: (a)ip,rms,max,3LANPC ; (b)ip,rms,max,5LANPC ; (c) ip,rms,max,5LSMC ; (d) reldif(ip,rms,max,5LANPC , ip,rms,max,3LANPC ); (e)
reldif(ip,rms,max,5LSMC , ip,rms,max,3LANPC ); (f) reldif(ip,rms,max,5LSMC , ip,rms,max,5LANPC ).
126
4.
C
om
parative
evaluation
and
perform
ance
of
N
P
C
-based
converters
VDC / 4 observed in the other compared VSCs. Among these three VSCs, the 5L-ANPC-VSC
handles the lowest current (ip,RMS=370 A), focusing the switching losses on the inner de-
vices.
The case B, defined as motor operation and very small modulation index (see Figures
4.28b and 4.29b) the 5L-SMC can also handle higher currents (ip,RMS=580 A), although the
difference with the 3L-ANPC-VSC is smaller (ip,RMS=495 A), because now the NP diodes
within the 5L-SMC are the most critical devices, with both conduction and reverse-recovery
losses. Moreover, the higher conduction losses among the NP IGBTs contribute to the
higher ϑj .
At generator operation and nominal voltage (case C, see Figures 4.28c and 4.29c), the
maximum current difference between the 5L-SMC (ip,RMS=575 A) and the 3L-ANPC-VSC
(ip,RMS=520 A) are even smaller, because now the switching and conduction losses are
mostly located on the NP switches in the case of the 5L-SMC, while the 3L-ANPC-VSC
distributes the switching losses among all the semiconductors.
The case D, defined as generator operation and very small modulation index (see Figures
4.28d and 4.29d), the 3L-ANPC-VSC can handle the highest load current among the com-
pared converters (ip,RMS=485 A), due to a better power loss distribution compared with the
5L-SMC, with the NP switches as the most stressed devices with both higher conduction
losses and switching losses at VDC / 4.
Observing the calculation of the maximum load currents in terms of ma and φ1 in Figure
4.32, the 5L-ANPC-VSC appears to have small ip,RMS variations at the whole range of opera-
tion points, while the ip,RMS curve for the 5L-SMC is qualitatively similar to the obtained for
the 3L-NPP-VSC, where the highest currents can be obtained at operation points close to
the nominal voltage and motor operation, while at lower modulation indices and generation
operation, the maximum achievable current decreases. However, in almost all the operat-
ing point range, the 5L-SMC is able to handle higher currents than the 5L-ANPC-VSC. It is
important to remark that, compared with the surfaces obtained for the 3L-VSCs, the ones
calculated for the 5L converters seem to be more irregular or “noisy”. This phenomenon
may be explained due to the fact that the flying capacitor voltage balance plays a role in the
power loss distribution among the semiconductors.
4.4.2.2. 5L-VSCs AT LOW SWITCHING FREQUENCY (LF)
The case A (see Figures 4.30a and 4.31a) shows that the 5L-SMC achieves the high-
est phase current (ip,RMS=1000 A) compared to the 5L-ANPC-VSC (ip,RMS=680 A) and the
3L-ANPC-VSC (ip,RMS=435 A). The location of the most stressed devices does not change
compared with the same case and higher switching frequency. Since now the switching fre-
quency of the 5L-VSC is lower than the used in the previous comparison, now the conduction
losses are more relevant to define where are the most critical power semiconductors, and
therefore, the 3L-ANPC-VSC with fcarr=1950 Hz has the disadvantage compared with the
5L-VSCs.
In the case B (see Figures 4.30b and 4.31b), the location of the most stressed devices does
not change, but now the conduction losses are more relevant, and therefore the reduction
of the maximum load current is more notorious in the case of the 5L-SMC, and the thermal
coupling observed in the inner devices within the 5L-ANPC-VSC is smaller.
The case C (see Figures 4.30c and 4.31c) shows that the location of the most stressed
devices in the 5L-SMC has changed compared with the same case but with fcarr=1950 Hz.
Now, the critical devices are the outer and inner diodes, due to the smaller switching losses
compared with the conduction ones. It is also noteworthy that the maximum current the
5L-SMC can handle (ip,RMS=1045 A) is similar to the one obtained in the case A, unlike the
results calculated at HF.
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In the case D (see Figures 4.30d and 4.31d), the most critical devices in the 5L-SMC are
the NP diodes, with a lower maximum current (ip,RMS=625 A) than the one calculated for the
5L-ANPC-VSC (ip,RMS=685 A).
The maximum load currents in terms of ma and φ1, shown in Figure 4.33, depicts that the
5L-ANPC-VSC has small ip,RMS variations in the whole range of ma and φ1, while the 5L-SMC
has a curve qualitatively similar to the one obtained at HF, although even more irregular and
with similar maximum currents at motor and generator operation. It is important to remark
that the use of low switching frequencies in the 5L-VSCs, particularly in the case of the
5L-SMC, allows higher maximum load currents even at generator operation (DPF=-1), but at
cost of larger flying capacitors in order to achieve reasonable voltage ripples.
4.4.3. LIFE CYCLE
Figures 4.34 and 4.35 show the junction and case temperatures of the most stressed
devices within the 5L-VSCs and the 3L-ANPC-VSC at, respectively, the generator and grid
sides; affected by the cycling load corresponding to the wind generator, shown in Figure 4.9.
At the generator side, the most stressed devices in terms of Nf,chip, which depends on the
ϑj , are the 5L-ANPC-VSC’s inner diodes, the 5L-SMC’s NP IGBTs, and the 3L-ANPC-VSC’s
outer diodes. In the case of the Nf,cond , which depends on the ϑc, the critical devices are
the 5L-ANPC-VSC’s inner modules, the 5L-SMC’s inner modules, and the 3L-ANPC-VSC’s
outer ones. At the grid side, the most stressed power semiconductors in terms of Nf,chip
are the 5L-ANPC-VSC’s inner IGBTs, the 5L-SMC’s outer switches, and the 3L-ANPC-VSC’s
inner IGBTs; while the critical devices in terms of the Nf,cond are the 5L-ANPC-VSC’s inner
modules, the 5L-SMC’s outer modules, and the 3L-ANPC-VSC’s inner ones.
A qualitative analysis of Figures 4.34 and 4.35 evidences that, at the generator side, the
3L-ANPC-VSC and the 5L-SMC switching at HF have similar ϑj waveforms, and therefore,
very similar lifetime; while the 5L-ANPC-VSC switching at HF is the most stressed converter
in terms of∆ϑj and ϑj,max . Only switching at LF, the 5L-ANPC-VSC may improve its lifetime in
terms of the ϑj of its most critical device. At the grid side, the 5L-SMC achieves a notorious
improvement in its ϑj compared with the other converters, which means that its lifetime is
expected to be far longer. The ϑc waveforms show similar qualitative differences between
the converters, compared with the ϑj , although the tfail,cond depends on the ϑc,min, unlike
the tfail,chip, calculated in terms of ϑj,max .
From the junction temperature cycle decomposition at the generator side, listed in Table
4.6, the 3L-ANPC-VSC at a HF carrier achieves a tfail,chip of 1.94 years. The 5L-ANPC-VSC
at the same carrier frequency has a shorter tfail,chip (1.549 years) and the 5L-SMC at a HF
carrier, a tfail,chip of 2.047 years, only a slight improvement compared with the 3L-ANPC-VSC.
But at LF carriers, the 5L-ANPC-VSC has more than double the tfail,chip of the 3L-ANPC-VSC
(5.122 years), and finally the 5L-SMC with fcarr=850 Hz achieves an exponential increment
of tfail , with 991.3 years. There results reflect the exponential dependence of tfail,chip upon
the cicle variables, i.e., ∆ϑj , ϑj,max and Tcycle.
Table 4.7, which lists the junction temperature cycle decomposition at the grid side, shows
that the 3L-ANPC-VSC at a HF carrier achieves a tfail,chip of 1.766 years. The 5L-ANPC-VSC at
the same carrier frequency has a tfail,chip of 1.379 years, and the 5L-SMC with the same HF
carrier achieves a very long tfail,chip improvement compared with the results at the generator
side, with 45.18 years. With the LF carrier, the 5L-ANPC-VSC achieves a tfail,chip of 9.205
years, notoriously longer than the calculated one for the 3L-ANPC-VSC, but still shorter than
the 5L-SMC lifetime. Finally, as expected, the ϑj cycles obtained from the 5L-SMC at LF
carrier are too small to be considered.
From the case temperature cycle decomposition at the generator side, listed in Table 4.8,
the calculated tfail,cond for the 3L-ANPC-VSC at a HF is 5.591 years, while the 5L-ANPC-VSC
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Figure 4.34.: Temperature over time of the most stressed devices in terms of failure time,
corresponding to the wind generator cyclic application (generator side) driven by the 6.6 kV
VSCs: (a) ϑj , fcarr=1950 Hz; (b) ϑj , fcarr=850 Hz; (c) ϑc, fcarr=1950 Hz; (d) ϑc, fcarr=850 Hz.
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Figure 4.35.: Temperature over time of the most stressed devices in terms of failure time,
corresponding to the wind generator cyclic application (grid side) driven by the 6.6 kV VSCs:
(a) ϑj , fcarr=1950 Hz; (b) ϑj , fcarr=850 Hz; (c) ϑc, fcarr=1950 Hz; (d) ϑc, fcarr=850 Hz.
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Table 4.6.: Junction temperature cycle decomposition of the most stressed device in the
case of the wind generator (generator side), driving the same load cycle and comparing the
6.6 kV VSCs.
n
∆ϑj,n ϑj,max,n Tcycle,n cycles Nf,chip,n
tfail,chip
(◦C) (◦C) (s) (years) (%3L−ANPC−V SC )
3L-ANPC-VSC @fcarr=1950 Hz, generator-side, D1,p
1 26.84 98.5 215.1 1 6.731 531 × 106
1.94 100
2 42.71 100.3 360.6 0.5 1.754 043 × 105
3 44.33 101.9 471.6 0.5 1.064 813 × 105
4 20.59 76.32 66.42 1 3.437 819 × 1011
5 37.56 95.85 253.8 1 7.806 944 × 105
6 46.93 101.9 596.2 0.5 9.601 908 × 104
7 44.99 100 840 0.5 9.202 947 × 104
5L-ANPC-VSC @fcarr=1950 Hz, generator-side, D12,p
1 31.55 116 215.1 1 1.115 966 × 106
1.549 79.86
2 54.19 119 362 0.5 1.367 061 × 105
3 57.17 122 469.3 0.5 1.035 515 × 105
4 24.15 85.84 66.7 1 9.930 676 × 109
5 21.05 103.8 77.54 1 1.193 107 × 109
6 47.45 112.2 255.8 1 2.540 161 × 105
7 62.26 122 598.6 0.5 8.579 079 × 104
8 58.56 118.3 838.2 0.5 9.231 821 × 104
5L-SMC-VSC @fcarr=1950 Hz, generator-side, T10,p
1 23.32 100.2 214.6 1 1.185 699 × 107
2.047 105.5
2 40.74 101.9 364 0.5 1.837 934 × 105
3 42.54 103.7 466.1 0.5 1.139 721 × 105
4 21.77 80.88 66.96 1 7.335 680 × 1010
5 35.59 97.25 253.6 1 9.363 997 × 105
6 46.04 103.7 601.6 0.5 9.993 621 × 104
7 43.67 101.3 834.5 0.5 9.395 257 × 104
5L-ANPC-VSC @fcarr=850 Hz, generator-side, D12,p
1 20.9 89.04 216.6 1 1.853 821 × 108
5.122 264.1
2 33.22 90.57 363.1 0.5 9.653 092 × 105
3 35.15 92.5 463.2 0.5 2.898 745 × 105
4 29.19 86.44 255 1 1.244 928 × 107
5 37.9 92.5 604.7 0.5 1.589 876 × 105
6 35.77 90.37 838.7 0.5 2.557 425 × 105
5L-SMC-VSC @fcarr=850 Hz, generator-side, T10,p
1 21.37 76.8 382 0.5 2.722 744 × 108
991.3 5.11 × 104
2 22.12 77.55 523.3 0.5 5.563 041 × 107
3 23.9 77.55 544.5 0.5 2.583 661 × 107
4 22.54 76.18 833.8 0.5 6.091 701 × 107
at the same carrier frequency has a shorter tfail,cond (2.106 years). Surprisingly, the calculated
tfail,cond for the 5L-SMC is 4.522 years, shorter than the obtained one for the 3L-ANPC-VSC.
The reason for this are the Tcycle obtained from the cycle decomposition. In the case of
the 5L-SMC, the most relevant cycles have longer periods compared with the ones ob-
tained from the 3L-ANPC-VSC, which means an increment of the tfail . Using LF carriers,
the 5L-VSCs achieve failure times long enough to be neglected. As in the previous results,
a reduction of the cycle variables implies an exponential increment of the calculated failure
times.
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Table 4.7.: Junction temperature cycle decomposition of the most stressed device in the
case of the wind generator (grid side), driving the same load cycle and comparing the 6.6 kV
VSCs.
n
∆ϑj,n ϑj,max,n Tcycle,n cycles Nf,chip,n
tfail,chip
(◦C) (◦C) (s) (years) (%3L−ANPC−V SC )
3L-ANPC-VSC @fcarr=1950 Hz, grid-side, T9,p
1 28.43 106.2 217.5 1 2.664 529 × 106
1.765 100
2 50.01 108.8 360.6 0.5 1.545 517 × 105
3 51.86 110.7 468.9 0.5 1.110 220 × 105
4 21.93 78.26 66.55 1 1.133 234 × 1011
5 20.66 96.77 76.59 1 4.498 001 × 109
6 44.16 103.1 252 1 3.234 144 × 105
7 55.87 110.7 598.9 0.5 9.499 357 × 104
8 53.2 108 841.2 0.5 9.828 935 × 104
5L-ANPC-VSC @fcarr=1950 Hz, grid-side, T9,p
1 30.47 113.9 218 1 1.345 808 × 106
1.379 78.11
2 58.21 118.9 647.1 1 9.530 908 × 104
3 24.65 82.09 66.31 1 1.544 646 × 1010
4 22.68 102.7 76.23 1 7.755 059 × 108
5 50.04 110.5 254.3 1 2.291 164 × 105
6 63.78 119.4 1427 0.5 8.025 712 × 104
7 60.56 116.2 839.7 0.5 8.671 925 × 104
5L-SMC-VSC @fcarr=1950 Hz , grid-side, T1,p
1 28.04 82.3 360.2 0.5 9.904 891 × 106
45.18 2559
2 28.66 82.92 524.4 0.5 2.209 380 × 106
3 24.51 78.78 253.8 1 2.177 250 × 108
4 30.66 82.92 543.4 0.5 1.362 599 × 106
5 29.35 81.6 840.3 0.5 2.578 069 × 106
5L-ANPC-VSC @fcarr=850 Hz, grid-side, T10,p
1 32.28 87.62 359.1 0.5 1.675 384 × 106
9.205 521.5
2 33.88 89.22 649.2 0.5 3.795 931 × 105
3 28.64 83.91 254.6 1 2.141 852 × 107
4 36.43 89.22 418.5 0.5 4.223 660 × 105
5 34.52 87.3 840.3 0.5 3.882 411 × 105
5L-SMC-VSC @fcarr=850 Hz, grid-side, -
- - - - - - ∞ ∞
The case temperature cycle decomposition at the grid side, listed in Table 4.9, shows
that only the 5L-ANPC-VSC with HF carrier has a considerable tfail,cond (3.205 years). The
rest of the failure times can be neglected. As in the previously analyzed cases, tfail,chip is
more critical than tfail,cond , although in the case of generator side 5L-ANPC-VSC at LF, both
calculated times are similar enough to be considered.
From the previous results in terms of lifetime, it can be concluded that, out of the com-
pared 6.6 kV VSCs, the 5L-SMC achieves the longest failure times, especially at a DPF value
of 1 (motor operation) and nominal voltage.
4.5. SUMMARY OF CHAPTER 4
This chapter evaluates, using simulations, the 3L-NPC-VSC, 3L-NPP-VSC, 3L-ANPC-VSC,
5L-ANPC-VSC and the 5L-SMC in terms of their power loss and junction temperature dis-
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Table 4.8.: Junction temperature cycle decomposition of the most stressed device in the
case of the wind generator (generator side), driving the same load cycle and comparing the
6.6 kV VSCs.
n
∆ϑc,n ϑc,min,n Tcycle,n cycles Nf,cond,n
tfail,cond
(◦C) (◦C) (s) (years) (%3L−ANPC−V SC )
3L-ANPC-VSC @fcarr=1950 Hz, generator-type, M9,p
1 24.93 60.53 76.26 0.5 2.985 065 × 106
5.591 100
2 5.131 76.94 31.15 1 5.531 404 × 109
3 28.3 60.53 653.9 0.5 1.147 172 × 105
4 7.482 71 77.3 1 5.720 774 × 108
5 22.66 60.28 253.6 1 4.388 877 × 105
5L-ANPC-VSC @fcarr=1950 Hz, generator-type, M11,p
1 6.882 81.13 91.27 1 6.886 299 × 107
2.106 37.67
2 16.55 79.33 217.4 1 1.052 058 × 106
3 34.27 63.84 361 0.5 1.224 147 × 105
4 5.032 93.8 37.63 1 1.201 710 × 109
5 6.132 85.72 32.02 1 2.109 475 × 109
6 36.78 63.84 471.2 0.5 9.078 327 × 104
7 5.475 61 7.742 1 9.196 873 × 1012
8 8.103 92.52 909 0.5 2.601 468 × 105
9 9.005 77.61 77.17 1 1.660 349 × 108
10 29.08 63.44 247.7 0.5 2.407 720 × 105
11 34.48 63.44 280.8 0.5 1.426 175 × 105
5L-SMC-VSC @fcarr=1950 Hz, generator-type, M9,p
1 10.59 71.01 217.8 1 4.516 373 × 106
4.522 80.89
2 22.94 60.2 360.6 0.5 1.963 592 × 105
3 24.57 60.2 460.1 0.5 1.185 431 × 105
4 5.341 69.92 79.72 1 5.772 750 × 108
5 19.31 60.05 246.8 1 7.005 751 × 105
5L-ANPC-VSC @fcarr=850 Hz, generator-type, M10,p
1 10.26 65.22 217.5 1 6.114 085 × 106
171.5 3067
2 7.052 69.64 197.8 0.5 8.567 562 × 106
5L-SMC-VSC @fcarr=850 Hz, generator-type, M12,p
1 5.384 60.51 217.1 1 7.910 765 × 106 301 5384
tribution, along with the maximum phase current they can handle, and finally in terms of
the lifetime they achieve for a given load cycle application (wind generator, at both grid and
generator sides). To carry out these simulations, the power semiconductor losses, thermal
and power cycle models have been used. Moreover, a wind generator driven by a full-size
back-to-back VSC is used as an example to evaluate the lifetime of the aforementioned VSCs.
From the obtained results comparing the 3.3 kV 3L-VSCs at steady state, the 3L-NPP-VSC
at nominal motor operation (case A) achieves the best results in terms of power loss dis-
tribution and maximum phase current, considering an ideally even power loss distribution
among the inner and outer switches. In all the other cases, the 3L-ANPC-VSC achieves bet-
ter results, particularly at generator operation and smaller modulation indices, due to its loss
balancing scheme. The 3L-NPP-VSC in general has a poor performance at lower modulation
indices, even compared with the 3L-NPC-VSC, although the use of 2L-SVM for ML-VSCs
improves the power loss distribution, and therefore the maximum load current. From the
lifetime results using the specific cyclic load from this work, the 3L-NPP-VSC on the grid-
side at motor operation and high modulation indices (see Figure 4.9f) achieves the longest
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Table 4.9.: Junction temperature cycle decomposition of the most stressed device in the
case of the wind generator (grid side), driving the same load cycle and comparing the 6.6 kV
VSCs.
n
∆ϑc,n ϑc,min,n Tcycle,n cycles Nf,cond,n
tfail,cond
(◦C) (◦C) (s) (years) (%3L−ANPC−V SC )
3L-ANPC-VSC @fcarr=1950 Hz, grid-type, M11,p
1 7.795 74.45 91.38 1 1.680 109 × 108
54.54 100
2 15.52 72.77 217.7 1 1.449 851 × 106
3 6.054 79.33 31.3 1 3.106 324 × 109
4 9.596 71.22 76.62 1 5.720 774 × 108
5L-ANPC-VSC @fcarr=1950 Hz, grid-type, M11,p
1 8.05 79.36 91.34 1 7.952 131 × 107
3.205 5.876
2 16.29 77.82 217.9 1 1.127 568 × 106
3 38.05 60.11 359.3 0.5 1.000 098 × 105
4 6.795 83.99 31.5 1 2.109 475 × 109
5 38.68 60.11 471 0.5 8.376 327 × 104
6 10.74 74.56 76.54 1 2.009 536 × 108
5L-SMC-VSC @fcarr=1950 Hz, grid-type, M1,p
1 8.141 60.73 217.7 1 7.693 412 × 106 292.7 536.8
5L-ANPC-VSC @fcarr=850 Hz, grid-type, M10,p
1 5.339 64.92 91.5 1 7.406 981 × 108
228.1 418.32 10.45 63.82 217.7 1 6.057 221 × 106
3 6.462 62.66 76.82 1 2.757 419 × 109
5L-SMC-VSC @fcarr=850 Hz, grid-side, -
- - - - - - ∞ ∞
lifetime compared with the 3L-NPC-VSC and the 3L-ANPC-VSC, while at generator opera-
tion and a wider change in ma,gen (see Figure 4.9c), the 3L-ANPC-VSC represents the best
alternative in terms of lifecycle.
From the obtained results comparing the 6.6 kV 3L- and 5L-VSCs at steady state, the
5L-SMC achieves the best performance in terms of power loss distribution and maximum
feasible load current at both motor and generator nominal operation (ma≈1.15), compared
with the 3L- and 5L-ANPC-VSCs. The above is due to the switching losses among the inner
and outer devices at VDC / 8, compared with the other converters, with blocking voltages of
VDC / 4 during commutation. However, at low modulation indices, the NP modules become
the most critical devices. In the case of the 5L-ANPC-VSC, the critical devices in terms of
both conduction and switching losses are always the inner ones, regardless of the operation
point (ma and DPF). In term of lifetime, the 5L-SMC achieves the longest failure times out of
the compared 6.6 kV converters, although at generation operation its values are very close
to the ones obtained by the 3L-ANPC-VSC.
A general conclusion regarding the life cycle of the compared VSCs is that the tfail,chip
is more critical than the tfail,cond , which means that the ϑj is the most critical variable to
evaluate the lifetime of the power semiconductor within the converter.
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5. EXPERIMENTAL INVESTIGATION OF
THE 3L-ANPC-VSC WITH IGBT
MODULES
In this chapter, an experimental investigation of the switching states and commu-
tations of the 3L-ANPC-VSC, using 3.3 kV, 1.5 kA IGBT modules, is presented.
The tests were carried out with a 3L-ANPC-VSC phase leg prototype, which in-
cludes the DC-link and the corresponding bus bars, using an inductor between
the phase output and the medium point. The chapter describes the measure-
ment procedure as well as the phase leg prototype and the measurement probes.
This work includes the presentation and analysis of the switching voltages and
currents of all the IGBT modules, in order to determine the minimum transition
times this test stand needs to correctly perform all the feasible commutations of
this converter prototype at high power operation.
5.1. GOAL OF THE WORK
As described in Section 3.3, the 3L-ANPC-VSC allows to balance the switching losses in
order to achieve a more even ϑj distribution among all the semiconductors, and therefore
deliver more power compared with a 3L-NPC-VSC. To achieve that, several commutation can
be chosen based on the loss and temperature models, which depends mostly on VDC and
the instantaneous load current. However, the switching losses curves are highly dependent
on the converter itself, namely the stray inductance of all the current paths of the converter,
which depend ultimately on the geometric design of the bus bars in a specific converter.
This is one of the main motivations for characterizing all the commutations using a given
3L-ANPC-VSC test prototype.
Moreover, the aforementioned section also describes the commutation sequences be-
tween all the feasible states of the converter. All of these commutations require specific
delay times between every transition of the involved switches. The hypothesis of this work
regarding these commutations states that not all the switching transitions require the same
amount of dead time, and therefore a minimum transition time can be found for every com-
mutation, independently of the current direction and in a worst-case scenario at the highest
voltages and current the converter can withstand. The other main goal of these measure-
ments is to experimentally verify all the switching sequences.
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Figure 5.1.: Overview of the 3L-ANPC-VSC phase leg test bench.
5.2. DESCRIPTION OF THE 3L-ANPC-VSC TEST BENCH
An overview of the test bench used for the experimental investigation is shown in Figure
5.1, while the photographs of some of its components are shown in Figure 5.2. The MV
stage inside the medium voltage room includes the 3L-ANPC-VSC phase leg, the inductive
load, the capacitor bank as the DC-link and the DC loader system. There are two field pro-
grammed gate array (FPGA) controllers, one of them controlling the charge and discharge
of the DC-link capacitors and the safety features (closed doors, system unlock, etc.), and
the other one is in charge of generating the switching and trigger signals and monitoring the
eventual failure state of the IGBTs. Both FPGAs directly communicate with each other to
indicate their states through optical fiber (OF). A host personal computer (PC) which acts as
the human-machine interface (HMI) of the test bench is located in the control room, isolated
from the medium voltage laboratory. The communication between the host PC, the digital
storage osciloscopes (DSOs) and the switching FPGA inside the MV laboratory is carried out
through an Ethernet protocol in a local area network (LAN), including OF between the MV
laboratory and the control room.
5.2.1. MEDIUM VOLTAGE STAGE
Figure 5.3 depicts the power topology of the medium voltage stage of the test bench,
including the 3L-ANPC phase leg, the capacitor bank as the DC-link, the charge and discharge
system and the inductive load, while Table 5.1 lists the label, values and description of the
main elements shown in the aforementioned figure. The IGBTs and diodes used in the
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(a) (b)
(c) (d)
Figure 5.2.: View of the MV 3L-ANPC-VSC test bench: (a) inductor used as load; (b) DC
charging/discharging system; (c) phase leg and DC-link capacitors; (d) switching FPGA.
phase leg are six FZ1500R33HL3 modules from Infineon, which can withstand a IC,DC,nom
current of 1500 A and a VCES,max of 3300 V [116]. Each module is driven by a gate unit with
OF signals for the firing input and failure state output.
The DC-link consists of two MV film capacitor arrays, made of two series-connected capac-
itors with positive, negative and medium point, connected in parallel, along with two bleeder
resistors (Rb) to slowly discharge the capacitors in case that the discharging system fails. The
DC-link can be charged or discharged by a system consisting of a HV capacitor loader in paral-
lel with discharge and short-circuit switches and resistors. When the experiment is finished,
or when the whole test setup is de-energized, the discharge switches (Kd ) connects both
discharge resistors (Rd ) to the medium-point, and after 4 s, the short-circuit switches (Ksc)
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Figure 5.3.: Power topology of the MV 3L-ANPC-VSC set-up (in red, the directly measured
variables).
Table 5.1.: Part description of the MV 3L-ANPC-VSC set-up of Figure 5.3.
Label Description Model; Values
Lload Load inductor L=1 mH
Tn, Dn IGBT module Infineon FZ1500R33HL3; VCES,max=3.3 kV, IC,DC,nom=1.5 kA
CDC DC-link capacitor 2x Vishay DCKMP 2.1/5.0/2; VDC,n=2.1 kV, CDC=5 mF (parallel, x2)
Rb Bleeder resistor R=660 kΩ, Vmax=45 kV, Pmax=30 W
Rd Discharge resistor R=5Ω, Vmax=5 kV
Rsc Short-circuit resistor R=125Ω, Vmax=15 kV
Kd HV discharge relay Ross engineering corp. ET4-25-4PNC; Vmax=25 kV
Ksc HV short-circuit relay Ross engineering corp. ET4-25-2PNC; Vmax=25 kV
HVp,n Capacitor charger FuG HCK 400-6500; Vmax=6.5 kV, Imax=120 mA, Pmax=400 W
connect the corresponding resistors to the medium point. When all the switches from the
DC charging/discharging system are open, the capacitor loaders allow to charge the DC-link
capacitors to the desired voltage. These switches include a feedback signal which indicates
the real mechanical state of the relays.
Finally, the air-core load inductance (Lload ) of 1 mH (see Figure 5.2a) allows to generate the
current ramp necessary for the measurements. The Lload terminals are directly connected to
the phase output terminal and the medium point, in order to avoid high current loops flowing
through the ground circuit.
5.2.2. GATE DRIVERS AND DIGITAL SIGNAL HANDLING
Each IGBT module is driven by a gate unit controlled and monitored through OF signals.
An overview of the gate-unit circuit is shown in Figure 5.4, while the most relevant values
of this gate unit are listed on Table 5.2. To turn on the IGBT, an optical signal, received by
the photodiode DOF,in, must be sent from the switching FPGA as shown in Figure 5.3. This
signal allows to turn the transistor T1 on and charge the internal gate-emitter capacitance of
the IGBT through, in this case, only Rg2, because the diode Dg,on bypasses the turn-off gate
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Figure 5.4.: Overview of the gate driver circuit of each IGBT module in the MV 3L-ANPC-VSC
stage.
Table 5.2.: Relevant parameters of the gate unit circuit of Figure 5.4.
Label Description Value
Rg1 Turn-off gate resistor 1.27Ω
Rg2 Common gate resistor 0.5Ω
Vgg,pos Gate driver voltage at turn-on 15 V
Vgg,neg Gate driver voltage at turn-off −10 V
Table 5.3.: Measurement probes and oscilloscopes used in the test bench.
Type x # Probe description Relevant parameters Variables
vCE x 6 Differential probe TESTEC TT-SI90 Vmax=7000 V (x1000) vce,1, ..., vce,6
vGE x 1 Differential probe TESTEC TT-SI90 Vmax=700 V (x100) vge,1
iM x 3 Rogowski coil PEM CWT30 Imax=6 kA (gain of 1 mV A−1) iM,1, iM,2, ip
iM x 1 Rogowski coil PEM CWT15 Imax=3 kA (gain of 2 mV A−1) iM,4
DSO x 3 LeCroy Wavesurfer 24MXs-B Bandwidth: 200 MHz at 2.5 GS s−1 vce, iM , vge
resistor Rg1. When no signal is received in DOF,in, the transistor Tneg is turned on, discharging
the gate-emitter capacitance through Rg1 and Rg2. The Zener diode Zac and the Schottky
one Dac form part of the active clamping circuit used as an over-voltage protection of vCE at
turn-off, while Dscd and Rscd monitors vCE to detect over-currents and send a failure signal
through the light emitting diode (LED) DOF,out . A deeper insight of the gate driver systems,
including the active-clamping turn-off circuit and over-current detector can be found in [54].
The switching FPGA, model sb-RIO 9603 from National Instruments (See figure 5.2d),
handles all the input and output OF signals of each gate driver to generate the desired com-
mutation sequences for the 3L-ANPC-VSC, including the short circuit turn-off sequence if
necessary. Moreover, the switching FPGA communicates the DC loader FPGA (a Xilinx Spar-
tan-3 FPGA evaluation board) to ensure the proper function of the test bench and to detect
failures from both the phase leg with their IGBTs, and the DC-link loading system.
5.2.3. MEASUREMENT EQUIPMENT
In order to verify the commutation of all the switching devices of the 3L-ANPC-VSC phase
leg, it is necessary to measure the variables of these devices with proper probes. The
equipment used to measure and acquire the relevant voltages and currents of the switching
devices are listed in Table 5.3, with the definition of the measured variables of Figure 5.3.
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Figure 5.5.: Current flow in the 3L-ANPC-VSC phase leg: (a) state ‘+’; (b) any of the feasible
‘0’ states; (c) state ‘-’.
The collector-emitter voltages (vCE ) of all the six IGBT modules are measures, as well as
the gate-emitter voltage (vGE ) of one of the modules, but with only four current probes. The
emitter currents of the other modules can be derived by using the following equations:
iM3 = iM2 − ip, (5.1)
iM5 = iM1 − iM2, (5.2)
iM6 = iM2 − ip + iM4. (5.3)
To acquire all the directly measured variables (10 in total), three DSOs are needed. The
devices in use are LeCroy Wavesurfer 24MXs-B DSOs, all of them triggered by a single OF
signal generated from the switching FPGA. The acquired signals are sent to the host PC
through LAN OF to generate all the commutation signals and to analyze them during the
operation of the test bench.
5.3. DOUBLE-PULSE TEST AND COMMUTATION SEQUENCES
The double-pulse test consists of imposing, for a short time, a current pulse through a load
inductor using the DC-link capacitors as voltage sources, in order to, in a single experiment,
measure the commutation between two switching states, in both directions. To generate
the desired commutations with predictable values of Vcom and Icom, several pulse test times
(tpul ) must be properly applied in terms of the desired commutation operation [1]. In the
case of the 3L-ANPC-VSC phase leg, the idea is to measure the commutations between a
non-zero state (‘+’, ‘-’) and a zero switching state (‘0U2’, ‘0U1’, ‘0L1’, ‘0L2’), for both phase
current directions [7].
5.3.1. DESCRIPTION OF THE DOUBLE-PULSE TEST FOR THE 3L-ANPC-VSC
Figure 5.5 shows the current flow in the 3L-ANPC-VSC phase leg in terms of the switching
states, while Figure 5.6 depicts the voltages, currents and commutation times during the
experiment for different switching sequences and phase current directions. First, the DC
capacitors are charged depending on the desired Vcom and the specific commutation to be
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Figure 5.6.: Depiction of different voltage and current commutation cases during the dou-
ble-pulse test for the 3L-ANPC-VSC phase leg: (a) between ‘+’ and ‘0’, at ip>0; (b) between
‘+’ and ‘0’, at ip<0; (c) between ‘-’ and ‘0’, at ip>0; (d) between ‘-’ and ‘0’, at ip<0.
tested. When both capacitors are charged, the phase leg goes to a zero-state (‘0U2’ in this
case), and after 100 µs, the capacitor chargers are deactivated and the phase leg is switched
to a non-zero state, depending of the current polarity desired for the experiment (‘+’ for
ip > 0 and ‘-’ for ip < 0), defining this time instant as t0 = 0. At tpul,0, calculated to reach
the desired Icom in terms of the initial DC-link voltage (VDC,0), the 3L-ANPC-VSC phase leg
is switched to the desired zero state. At tpul,1, the non-zero state to be analyzed is applied.
At tpul,2, the phase leg is switched again to the desired zero state, finishing the experiment
at tpul,end by turning all the IGBTs off, and the DC-link capacitors can be either discharged or
recharged at request of the operator from the host PC.
Figure 5.6a depicts voltages and currents for a desired positive phase current, with com-
mutations between the positive state (‘+’) and any of the feasible zero-states (‘0’). To obtain
a positive ip, the phase leg must start at ‘+’ after t0. During this state, the differential equa-
tions that describe the equivalent electrical circuit are:
ip(t) = −CDC
dvDC,u(t)
dt
, (5.4)
vDC,u(t) = Lload
dip(t)
dt
, (5.5)
meaning that after t0, the phase current starts to increase from zero, while the capacitor of
the positive half starts to discharge, i.e., vDC,u decreases. Considering the initial conditions
ip(0) = 0 and vDC,u(0) = VDC,0, the value of the first pulse time tpul,0, such that the switches
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within the 3L-ANPC-VSC phase leg commute at the commutation current Icom, can be ob-
tained by solving the differential equation system in (5.4) and (5.5), which leads to
tpul,0 =
√
CDCLload arcsin
(
Icom
√
Lload
VDC,0
√
CDC
)
, (5.6)
where arcsin(x) is the inverse sine function of the argument x. The value of the initial DC-link
voltage VDC,0 necessary to obtain the desired commutation voltage Vcom can be calculated
using the following equation:
VDC,0 =
√
CDC (CDCV 2com + Lload I2com)
CDC
. (5.7)
During the application of the first ‘0’ state, i.e., between tpul,0 and tpul,1, the magnitude of
ip practically does not change, flowing instead through the neutral point, and after the second
commutation at tpul,1, the phase leg goes once again to a non-zero state (‘+’ in the case of
Figure 5.6a), with an increment of current (∆I) and the reduction of the DC-link voltage (∆V ),
but these differences may be neglected compared with the values of Vcom and Icom, mostly
due to the difference of magnitude between tpul,0 and the pulse interval (∆tpul ), defined as
∆tpul = tpul,1 − tpul,0 = tpul,2 − tpul,1. (5.8)
It is important to note that these values are, for large values of Icom, notoriously smaller than
tpul,0, but must be large enough to handle the whole duration of all the feasible commutations
in a 3L-ANPC-VSC; and to achieve a stationary charge carrier distribution in the IGBTs and
diodes of the phase leg.
The other cases shown in Figure 5.6 do not change the calculation of the commutation
time and the initial capacitor voltage shown in the equations (5.6) and (5.7), but the current
direction must be taken into account, as well as which DC-link capacitor must be charged
with VDC,0 or Vcom at the beginning of the test.
5.3.2. COMMUTATION SEQUENCES FOR THE DOUBLE-PULSE TEST
The commutation sequences used to switch the 3L-ANPC-VSC to the desired states were
already described in Chapter 3 (See Section 3.3 for further details). However, to easily imple-
ment the previously described double-pulse test for all the feasible zero states, the switching
sequences ‘+→ 0U1’ and ‘-→ 0L1’ are used, which are shown in Figure 3.13. The reason to
use those commutations, which in normal operation are not considered because are redun-
dant type I commutations with, is to test the type I-U commutations with the least amount
of intermediate switching states.
5.4. COMMUTATION MEASUREMENTS
The following section shows the voltage and current measurements of all the six power
modules within the 3L-ANPC-VSC, during the commutation between the state ‘+’ and all
the feasible zero-states, with both positive and negative phase currents. The commutations
between the state ‘-’ and the zero-states are assumed to be similar to the ones using the
positive state, but commuting the complementary power devices of the opposite half. Table
5.4 lists the general parameters used for the commutation measurements, such that the
converter commutes at Vcom=1800 V and Icom=1500 A.
142 5. Experimental investigation of the 3L-ANPC-VSC with IGBT modules
122 123 124 125 126 127 128 129 130
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,1
0
0.5
1
1.5
2
iM [kA]iM,1
−9
0
5.2
14
vge [V] vge,1
tsw,off =4.9956 µs
td,off =3.648 µs
sg,1 type I , ‘+→ 0U2’, ip>0
(a)
86 87 88 89 90 91 92 93 94 95
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,1
0
0.5
1
1.5
2
iM [kA]iM,1
−9
0
5.2
14
vge [V] vge,1
tsw,on =2.0636 µs
td,on =0.576 µs
sg,1 type I , ‘0U2→ +’, ip>0
(b)
122 123 124 125 126 127 128 129 130
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,1
−2
−1.5
−1
−0.5
0
iM [kA]iM,1
−9
0
5.2
14
vge [V] vge,1
tsw,offGE =1.2836 µs
sg,1 type I , ‘+→ 0U2’, ip<0
(c)
79 80 81 82 83 84 85 86 87
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,1
0
0.5
1
1.5
2
iM [kA]iM,1
−9
0
5.2
14
vge [V] vge,1
tsw,offGE =1.4236 µs
sg,1 type I-U , ‘0L1→ -’, ip>0
(d)
86 87 88 89 90 91 92 93 94 95
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,1
−2
−1.5
−1
−0.5
0
iM [kA]iM,1
−9
0
5.2
14
vge [V] vge,1
tsw,onGE =1.6556 µs
sg,1 type I , ‘0U2→ +’, ip<0
(e)
135 136 137 138 139 140 141 142 143 144
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,1
0
0.5
1
1.5
2
iM [kA]iM,1
−9
0
5.2
14
vge [V] vge,1
tsw,onI0 =1.3756 µs
sg,1 type I-U , ‘-→ 0L1’, ip>0
(f)
132 133 134 135 136 137 138 139 140
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,2
0
0.5
1
1.5
2
iM [kA]iM,2
tsw,offV0 =3.3116 µs
sg,2 type II , ‘+→ 0L2’, ip>0
(g)
Figure 5.7.: Voltages and currents used to measure the switching transient times: (a) ‘off’
in T1, during ‘+→0U2’; (b) ‘on’ in T1, during ‘0U2→+’; (c) ‘offGE’ in T1, during ‘+→0U2’; (d)
‘offGE’ in T1, during ‘0L1→-’; (e) ‘onGE’ in T1, during ‘0U2→+’; (f) ‘onI0’ in T1, during ‘-→0L1’;
(g) ‘offV0’ in T2, during ‘+→0L2’.
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Table 5.4.: Parameters used for the commutation measurements.
Label Description Value
Vcom Commutation voltage 1800 V
Icom Commutation current 1500 A
VDC,0 Initial DC-link voltage 1900 V
tpul,0 First pulse time 1502 µs
∆tpul Pulse interval 50 µs
ϑc Case temperature 30 ◦C
5.4.1. SWITCHING AND TRANSITION TIMES
Figure 5.7 shows the variables vCE , iM and vGE used to measure the switching transition
times explained in Subsection 3.3.3.2 and defined in Table 3.10, during the commutations in
the 3L-ANPC-VSC experimental set up. The darker background in each figure indicates that
the digital switching signal sg, from the switching FPGA to the gate driver optical receptor,
is in the on-state, while the white background means that the IGBT does not receive the
turn-on digital signal. The idea is to calculate the transition times between the intermediate
switching states of the 3L-ANPC-VSC from the switching measurements.
Figure 5.7a shows the ‘off’ transient in T1 during the type I commutation ‘+→0U2’ at
ip> 0. Here, it can be seen that tsw,off has a value of 4.99 µs. It is important to note that
the turn-off digital signal sg is synchronized with the turn-off transient observed in vGE . The
value of td,off =3.65 µs, usually used to define tdead , is also shown. In comparison, the data
sheet value for td,off * is 4.3 µs, larger than the measurements.
Figure 5.7b shows the ‘on’ transient in T1 during the type I commutation ‘0U2→+’ at
ip>0. In this case, tsw,on=2.06 µs and td,on=0.57 µs. In comparison, the data sheet value* is
0.5 µs, which is almost the same as the measurement. Both ‘off’ and ‘on’ switching transient
measurements confirm that the turn-off commutation is notoriously slower than the turn-on
one.
Figure 5.7c shows the ‘offGE’ transient in T1 during the type I commutation ‘+→0U2’
at ip< 0, while Figure 5.7d shows the same transient, but during the type I-U commuta-
tion ‘+→0U2’ at ip> 0. The difference between both transients is that the first one, with
tsw,offGE=1.28 µs, switches with current flowing through the FWD, while in the second one,
with tsw,offGE=1.42 µs, there is no current. It is important to note that the increment of vCE
in Figure 5.7d is not generated by the ‘offGE’ transient in T1, but by the ‘onI0’ transient in T5
(see Figures 3.20 and 3.21).
Figure 5.7e shows the ‘onGE’ transient in T1 during the type I commutation ‘0U2→+’
at ip< 0, with current flowing through the FWD. Here, tsw,onGE=1.66 µs, which is slightly
slower than tsw,offGE . This difference must be taken into account to define the corresponding
transition times when the ‘offGE’ and ‘onGE’ transients are involved.
Figure 5.7f shows the ‘onI0’ transient in T1 during the type I-U commutation ‘-→0L1’ at
ip> 0. Here, the ‘onI0’ switching transient time (tsw,onI0) has a value of 1.37 µs. Compared
with tsw,onGE , here there is no significant current flowing through the IGBT or the FWD, but
the blocking voltage is forced to changed with a speed of change imposed by the internal
capacitances of the IGBT.
Finally, figure 5.7g shows the ‘offV0’ transient in T2 during the type II commutation
‘+→0L2’ at ip>0. Here, the ‘offV0’ switching transient time (tsw,offV 0) has a value of 3.31 µs.
This time is shorter than tsw,off but larger than tsw,offGE . Although this switching transient
does not involve a blocking voltage of VDC after or before the digital signal sg, there is a small
over-voltage in vCE with small turn-off losses. Moreover, the ‘offV0’ transient commutes
*At Icom=1.5 kA, Vcom=1.8 kV, VGE,on=15 V, VGE,off =−15 V, Rg,on=0.91Ω, Rg,off =2.7Ω, CGE=330 nF, ϑj=125 ◦C
[116].
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Table 5.5.: Transition times between the intermediate switching states, in terms of the
switching transient times from the measurements.
Previous transient (S1) Next transient (S2) Transition time
name time name time name minimum experimental†
‘off’ 4.99 µs ‘onGE’ 1.66 µs toff→onGE >3.34 µs 4.00 µs
‘offGE’ 1.42 µs ‘offGE’ 1.42 µs toffGE→offGE >0 µs 0.25 µs
‘offGE’ 1.42 µs ‘off’ 4.99 µs toffGE→off >0 µs 0.25 µs
‘offGE’ 1.42 µs ‘onGE’ 1.66 µs toffGE→onGE >0 µs 0.25 µs
‘offGE’ 1.42 µs ‘onI0’ 1.27 µs toffGE→onI0 >0.15 µs 2.25 µs
‘offGE’ 1.42 µs ‘on’ 2.06 µs toffGE→on >0 µs 0.25 µs
‘offV0’ 3.31 µs ‘onGE’ 1.66 µs toffGE→onGE >1.65 µs 2.50 µs
‘offV0’ 3.31 µs ‘onI0’ 1.27 µs toffGE→onI0 >2.04 µs 2.50 µs
‘onGE’ 1.66 µs ‘offGE’ 1.42 µs tonGE→offGE >0.24 µs 1.25 µs
‘onGE’ 1.66 µs ‘offV0’ 3.31 µs tonGE→offV 0 >0 µs 0.25 µs
‘onGE’ 1.66 µs ‘off’ 3.31 µs tonGE→off >0 µs 0.25 µs
‘onI0’ 1.37 µs ‘offGE’ 1.28 µs tonI0→offGE >0.1 µs 1.25 µs
‘onI0’ 1.37 µs ‘off’ 4.99 µs tonI0→off >0 µs 0.25 µs
‘on’ 2.06 µs ‘off’ 4.99 µs ton→off >0 µs 0.25 µs
‘on’ 2.06 µs ‘onGE’ 1.66 µs ton→onGE >0.4 µs 1.25 µs
‘on’ 2.06 µs ‘offGE’ 1.42 µs ton→offGE >0.64 µs 1.00 µs
† The value of 0.25 µs is an arbitrary value used to increase the safety time between
states and to distinguish the transition between states.
only a fraction of the total phase current ip, because the other fraction already flows through
the lower zero path (T6 and D3).
Table 5.5 lists the values of the transition times between the intermediate switching states
in the 3L-ANPC-VSC, including the minimum and experimental values; as well as the mea-
surements of the transient times shown in Figure 5.7.
With the definition of the transition times, the 3L-ANPC-VSC experimental set up can
be commuted with the sequences described in Section 3.3.3.2. The following subsections
describe the dynamic behavior for all the commutation types. As a comparison, if the values
of td,off and td,on are used, and the tdead is calculated with the expression in (3.15), a value
greater than 3 µs is needed for the tdead (equivalent to toff→onGE ).
5.4.2. TYPE I COMMUTATIONS
Figure 5.8 shows the ‘+→0U2’ commutation with ip > 0. In this figure, the blocking
voltages and conduction current of each IGBT module in the 3L-ANPC-VSC phase leg are
shown, while the light green bottom represents the activation of the gate driver digital
during the turn-on operation. The figure also includes the digital signals with the corre-
sponding transition delay times between states, and the state machine of the commutation.
First, T6 is turned off, and after toffGE→off =0.25 µs, T1 receive the turn-off command. After
toff→onGE=4.00 µs, T5 is turned on, finishing the commutation process. As expected, turn-off
losses are observed in T1. It is important to note that after the commutation, the voltage in
T6 slightly increases, due to the voltage differences provoked by the different current paths
during the commutation, and the absence of a symmetry resistance like the one described
in Section 3.1.2 and Figure 3.4.
Figure 5.10 shows the ‘+→0U2’ commutation with ip < 0. The same sequence and delay
times described in the previous case are used in this commutation. The only difference is
that in this case T5 is turned on with its corresponding losses, and D1 suffers reverse-recov-
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Figure 5.8.: Voltage and current measurements applying the type I commutation ‘+ → 0U2’,
with positive phase current: (a) T1, D1; (c) T4, D4; (d) T2, D2; (b) T3, D3; (e) T5, D5; (f) T6, D6;
(g) and (h) digital firing signals; (i) state machine of the commutation.
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Figure 5.9.: Voltage and current measurements applying the type I commutation ‘0U2 → +’,
with positive phase current: (a) T1, D1; (c) T4, D4; (d) T2, D2; (b) T3, D3; (e) T5, D5; (f) T6, D6;
(g) and (h) digital firing signals; (i) state machine of the commutation.
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Figure 5.10.: Voltage and current measurements applying the type I commutation ‘+→ 0U2’,
with negative phase current: (a) T1, D1; (c) T4, D4; (d) T2, D2; (b) T3, D3; (e) T5, D5; (f) T6, D6;
(g) and (h) digital firing signals; (i) state machine of the commutation.
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Figure 5.11.: Voltage and current measurements applying the type I commutation ‘0U2 →
+’, with negative phase current: (a) T1, D1; (c) T4, D4; (d) T2, D2; (b) T3, D3; (e) T5, D5; (f) T6,
D6; (g) and (h) digital firing signals; (i) state machine of the commutation.
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ery losses, after the gate signal turns T5 on.
Figure 5.9 shows the ‘0U2→+’ commutation with ip > 0. T5 is turned off, and after
toff→onGE=4.00 µs T1 is turned on, with turn-on losses in T1 and reverse-recovery losses in
D5. After ton→onGE=0.25 µs, T6 is turned on, reaching finally the switching state ‘+’. Here, it
can also be observed the small changes in vce,4 and vce,6 after the commutation with losses.
Finally, Figure 5.11 shows the ‘0U2→+’ commutation with ip < 0. The same sequence
and delay times described in the previous case are used in this commutation. Here, only T5
suffers turn-off losses after its gate digital signal goes to zero.
As anticipated, the moment the 3L-ANPC-VSC commutes depends also on the cur-
rent direction. Nevertheless, the delay times used regardless of the current direction
allows to safely commute between switching states. Compared with a commutation of a
3L-NPC-VSC which only needs a tdead (equivalent to toff→onGE ), the type I commutation does
not need a much larger time. The additional transition times needed are ton→onGE=0.25 µs
and toffGE→off =0.25 µs.
5.4.3. TYPE I-U COMMUTATIONS
Figure 5.12 shows the ‘0U1→+’ commutation with ip > 0. After T4 is turned off with
a ‘offGE’ transient, a transition time of toffGE→onI0 =2.25 µs is applied before T6 is turned
on. As a consequence, vce,6 changes from the commutation voltage Vcom to a value near
zero. Moreover, iM,6 slowly starts to increase, with a di/ dt given by the current path in
T6 and D3, while iM,2 starts to decrease. After tonI0→offGE =0.25 µs, T5 is turned off with a
‘offGE’ transient, which means that the switching process does not provoke any change in
T5, except at the gate-emitter. Only after toff→onGE =4.00 µs, the turn-on of T1 commutes the
phase current, with the corresponding turn-on switching losses in T1 and reverse-recovery
losses in D5. Moreover, the current flow is also interrupted in T6 and D3.
Figure 5.13 shows the ‘0U1→+’ commutation with ip < 0. After T4 is turned off with
a ‘offGE’ transient, the transition time of toffGE→onI0=1.25 µs is applied before T6 is turned
on. Unlike the previous case, the turn-on of T6 does not provoke any current change in
the other switches, observing the ‘onI0’ transient, which means that the vce,6 is forced to
go to zero. After tonI0→off =1.25 µs, T5 is turned-off, and since ip was flowing through the
IGBT before being turned-off, the switching transient corresponds to a ‘off’, which means
that T5 has turn-off losses. Moreover, during the ‘off’ switching transient in T5, T3 blocks
the commutation voltage Vcom, while D1 starts to conduct ip. The turn-on transient in T1,
after toff→onGE=6.0 µs, corresponds to a ‘offGE’ one. For these measurements, a toff→onGE
greater than the mentioned in Table 5.5 is used. However, observing the waveforms of T1
and T5, it is clear that the implemented transition time toff→onGE can be reduced to values
near the listed in Table 5.5.
It is clear that, compared with the already described type I commutation, the type I-U
one requires more time to be achieved. The extra times are toffGE→onI0 and tonI0→offGE , with
experimental values of 2.25 µs and 0.25 µs, respectively.
5.4.4. TYPE II COMMUTATIONS
Figure 5.14 shows the ‘+→0L2’ commutation with ip > 0. Here, after T1 is turned off
with an ‘off’ transient, ip is instantaneously split through both the upper and lower zero-s-
tate paths. It is important to note that most of the current flows through the upper zero
path, because it is affected by less stray inductance compared with the lower zero path,
since there was already current flowing through T2 before the commutation provoked by T1.
After toff→onGE=4.00 µs, T3 is turned on with an ‘onGE’ transient. After ton→offGE =1.00 µs,
T2 is turned off with an ‘offV0’ transient, which means that the corresponding switch does
not block any voltage at the end of the switching transient, but the current now changes
150 5. Experimental investigation of the 3L-ANPC-VSC with IGBT modules
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,1
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,1
(a)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,4
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,4
(b)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,2
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,2
(c)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,3
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,3
(d)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,5
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,5
(e)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,6
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,6
(f)
2.2µs
0.24µs
4.0µs
0.24µs
1
2
3
4
5
6
100 102 104 106 108 110 112
t [µs]ts
s
(g)
2.2µs
0.24µs
4.0µs
0.24µs
1
2
3
4
5
6
100 102 104 106 108 110 112
t [µs]ts
s
(h)
0U1T4,offT6,onT5,offT1,on+
to +toffGE→onI0tonI0→offGEtoff→onGEton→off
2.25 µs0.25 µs4 µs0.25 µs
VDC / 2 VDC / 2 0 0 0 0at ip > 0:
VDC / 2 VDC / 2 VDC / 2 0 0 0at ip < 0:
vpm
‘on’ ‘offGE’ ‘onI0’ ‘offGE’at ip > 0:
‘onGE’ ‘off’ ‘onI0’ ‘offGE’at ip < 0:
sw. transient
(i)
Figure 5.12.: Voltage and current measurements applying the type I-U commutation ‘0U1→
+’, with positive phase current: (a) T1, D1; (c) T4, D4; (d) T2, D2; (b) T3, D3; (e) T5, D5; (f) T6,
D6; (g) and (h) digital firing signals; (i) state machine of the commutation.
5.4. Commutation measurements 151
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,1
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,1
(a)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,4
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,4
(b)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,2
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,2
(c)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,3
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,3
(d)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,5
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,5
(e)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,6
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,6
(f)
2.2µs
0.24µs
4.0µs
0.24µs
1
2
3
4
5
6
100 102 104 106 108 110 112
t [µs]ts
s
(g)
2.2µs
0.24µs
4.0µs
0.24µs
1
2
3
4
5
6
100 102 104 106 108 110 112
t [µs]ts
s
(h)
0U1T4,offT6,onT5,offT1,on+
to +toffGE→onI0tonI0→offGEtoff→onGEton→off
2.25 µs0.25 µs4 µs0.25 µs
VDC / 2 VDC / 2 0 0 0 0at ip > 0:
VDC / 2 VDC / 2 VDC / 2 0 0 0at ip < 0:
vpm
‘on’ ‘offGE’ ‘onI0’ ‘offGE’at ip > 0:
‘onGE’ ‘off’ ‘onI0’ ‘offGE’at ip < 0:
sw. transient
(i)
Figure 5.13.: Voltage and current measurements applying the type I-U commutation ‘0U1→
+’, with negative phase current: (a) T1, D1; (c) T4, D4; (d) T2, D2; (b) T3, D3; (e) T5, D5; (f) T6,
D6; (g) and (h) digital firing signals; (i) state machine of the commutation.
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Figure 5.14.: Voltage and current measurements applying the type II commutation ‘+→ 0L2’,
with positive phase current: (a) T1, D1; (c) T4, D4; (d) T2, D2; (b) T3, D3; (e) T5, D5; (f) T6, D6;
(g) and (h) digital firing signals; (i) state machine of the commutation.
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Figure 5.15.: Voltage and current measurements applying the type II commutation ‘0L2 →
+’, with positive phase current: (a) T1, D1; (c) T4, D4; (d) T2, D2; (b) T3, D3; (e) T5, D5; (f) T6,
D6; (g) and (h) digital firing signals; (i) state machine of the commutation.
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Figure 5.16.: Voltage and current measurements applying the type II commutation ‘+→ 0L2’,
with negative phase current: (a) T1, D1; (c) T4, D4; (d) T2, D2; (b) T3, D3; (e) T5, D5; (f) T6, D6;
(g) and (h) digital firing signals; (i) state machine of the commutation.
5.4. Commutation measurements 155
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,1
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,1
(a)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,4
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,4
(b)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,2
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,2
(c)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,3
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,3
(d)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,5
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,5
(e)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,6
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,6
(f)
0.24µs
4.0µs
0.24µs
1
2
3
4
5
6
100 102 104 106 108 110 112
t [µs]ts
s
(g)
0.24µs
4.0µs
0.24µs
1
2
3
4
5
6
100 102 104 106 108 110 112
t [µs]ts
s
(h)
0L2T2,onT3,offT1,on+
to +tonGE→offGEtoff→onGEton→off
to +0.25 µs4 µs0.25 µs
VDC / 2 VDC / 2 0 0 0at ip > 0:
VDC / 2 VDC / 2 VDC / 2 0 0at ip < 0:
vpm
‘on’ ‘offGE’ ‘onGE’at ip > 0:
‘onGE’ ‘off’ ‘onGE’at ip < 0:
sw. transient
(i)
Figure 5.17.: Voltage and current measurements applying the type II commutation ‘0L2 →
+’, with negative phase current: (a) T1, D1; (c) T4, D4; (d) T2, D2; (b) T3, D3; (e) T5, D5; (f) T6,
D6; (g) and (h) digital firing signals; (i) state machine of the commutation.
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to zero, while now ip flows only through T6 and D3. It is important to note that, how-
ever, a small voltage spike appears in vCE,2, due to the negative di/ dt during the current
interruption, which contribute with some small extra switching losses. Other important as-
pect of this commutation is that the ‘offV0’ transient requires some time to be completed
(tsw,offV 0=3.31 µs), which means that after the final switching state, a non-negligible tran-
sient of toff→onGE =2.5 µs is needed before the converter can start to commute again from
‘0L2’.
Figure 5.16 shows the ‘+→0L2’ commutation with ip < 0. T1 is turned off with an ‘offGE’
transient. After toff→onGE =4.00 µs, T3 is turned on with an ‘on’ transient, with the corre-
sponding turn-on losses in the aforementioned IGBT and the reverse-recovery losses in D1.
After ton→offGE =1.00 µs, T2 is turned off with an ‘offGE’ transient.
Figure 5.15 shows the ‘0L2→+’ commutation with ip >0. Here, after T2 is turned on, iM,2
slowly starts to increase. After tonGE→offGE=0.25 µs, T3 is turned off with an ‘offGE’ transient.
After toff→onGE=4.00 µs, T1 is turned on with an ‘on’ transient, and the corresponding turn-on
losses in T1 and reverse-recovery losses in D3. Although is hard to distinguish due to the
short time, after T2 is on, there is a current slope which slowly increases that current through
the upper zero path.
Figure 5.17 shows the ‘0L2→+’ commutation with ip < 0. T2 is turned on with an ‘onGE’
transient. After tonGE→offGE =0.25 µs, T3 is turned off with an ‘off’ transient, and the corre-
sponding turn-off losses in that switch. Finally, after toff→onGE=4.00 µs, T1 is turned on with
an “onGE” transient.
Compared with the type I commutations, the type II ones requires larger times. Particu-
larly, the ‘+→0L2’ commutation finishes with an ‘offV0’ transient, which implies an extra tran-
sition time of toffV 0→onGE=2.50 µs, along with ton→offGE , which may be neglected, and the
normal turn-off delay time (with losses) of toff→onGE=4.00 µs, before the state with switching
losses is applied.
5.4.5. TYPE III COMMUTATIONS
Figure 5.18 shows the ‘+→0L1’ commutation with ip > 0. T2 is turned off with an ‘off’
transient, which means turn-off losses in T2. After toff→on=4.00 µs, T3 is turned on with an
‘onGE’ transient.
Figure 5.20 shows the ‘+→0L1’ commutation with ip < 0. T2 is turned off with an ‘offGE’
transient. Only after toff→onGE=4.00 µs, T3 is turned on with an ‘on’ transient, which means
turn-on losses in T3 and reverse-recovery losses in D2.
Figure 5.19 shows the ‘0L1→+’ commutation with ip >0. T3 is turned off with an ‘offGE’
transient. After toff→onGE=4.00 µs, T2 is turned on with an ‘on’ transient, and the correspond-
ing turn-on losses in T2 and reverse-recovery losses in D3.
Figure 5.21 shows the ‘0L1→+’ commutation with ip < 0. T3 is turned off with an ‘off’
transient, and the corresponding turn-off losses in that IGBT. After toff→onGE=4.00 µs, T2 is
turned on with an ‘onGE’ transient.
The type III commutations are the simplest ans shortest compared with the other ones,
because here only two power semiconductors are involved,
5.4.6. COMPARISON OF THE COMMUTATION TIMES
The commutation types in the 3L-ANPC-VSC differentiate from each other regarding the
number of Numner of intermediate switching states (Nis), as well as the commutation related
time intervals. All of these commutations can be described in terms of the following times:
• the total signal delay time (tdsi ), which is the sum of the delay times after the interme-
diate switching states, implemented experimentally in this paper;
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Figure 5.18.: Voltage and current measurements applying the type III commutation ‘+ →
0L1’, with positive phase current: (a) T1, D1; (c) T4, D4; (d) T2, D2; (b) T3, D3; (e) T5, D5; (f) T6,
D6; (g) and (h) digital firing signals; (i) state machine of the commutation.
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Figure 5.19.: Voltage and current measurements applying the type III commutation ‘0L1 →
+’, with positive phase current: (a) T1, D1; (c) T4, D4; (d) T2, D2; (b) T3, D3; (e) T5, D5; (f) T6,
D6; (g) and (h) digital firing signals; (i) state machine of the commutation.
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Figure 5.20.: Voltage and current measurements applying the type III commutation ‘+ →
0L1’, with negative phase current: (a) T1, D1; (c) T4, D4; (d) T2, D2; (b) T3, D3; (e) T5, D5; (f)
T6, D6; (g) and (h) digital firing signals; (i) state machine of the commutation.
160 5. Experimental investigation of the 3L-ANPC-VSC with IGBT modules
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,1
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,1
(a)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,4
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,4
(b)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,2
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,2
(c)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,3
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,3
(d)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,5
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,5
(e)
100 102 104 106 108 110 112
0
0.6
1.2
1.8
2.4
t [µs]
vce [kV] vce,6
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
iM [kA]iM,6
(f)
4.0µs
0.24µs
1
2
3
4
5
6
100 102 104 106 108 110 112
t [µs]ts
s
(g)
4.0µs
0.24µs
1
2
3
4
5
6
100 102 104 106 108 110 112
t [µs]ts
s
(h)
0L1T3,offT2,on+
to +toff→onGEton→off
to +4 µs0.25 µs
VDC / 2 VDC / 2 0 0at ip > 0:
VDC / 2 VDC / 2 VDC / 2 0at ip < 0:
vpm
‘on’ ‘offGE’at ip > 0:
‘onGE’ ‘off’at ip < 0:
sw. transient
(i)
Figure 5.21.: Voltage and current measurements applying the type III commutation ‘0L1 →
+’, with negative phase current: (a) T1, D1; (c) T4, D4; (d) T2, D2; (b) T3, D3; (e) T5, D5; (f) T6,
D6; (g) and (h) digital firing signals; (i) state machine of the commutation.
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Table 5.6.: Signal delay and commutation times of the 3L-ANPC-VSC test bench at Vcom =
1.8 kV and Icom = 1.5 kA.
Comm.
Switched
nS
Sign Commutation times (in µs)
devices ip tdsi tcom tpm tdsi,min
‘+→0U2’; I
T1,5,6 3
>0 4.5 ≈5 ≈4.5 >2.93
‘+→0U2’; I <0 4.5 ≈7.5 ≈7.0 >2.93
‘0U2→+’; I >0 4.5 ≈7.5 ≈7.0 >2.93
‘0U2→+’; I <0 4.5 ≈5 ≈4.5 >2.93
‘+→0L2’; II
T1,2,3 3
>0 7.5 ≈8.5 ≈4.25 >4.91
‘+→0L2’; II <0 7.5 ≈7.5 ≈7.0 >4.91
‘0L2→+’; II >0 4.5 ≈7.5 ≈7.0 >3.39
‘0L2→+’; II <0 4.5 ≈5 ≈4.5 >3.39
‘+→0L1’; III
T2,3 2
>0 4.25 ≈4.75 ≈4.25 >2.93
‘+→0L1’; III <0 4.25 ≈7.25 ≈6.75 >2.93
‘0L1→+’; III >0 4.25 ≈7.25 ≈6.75 >2.93
‘0L1→+’; III <0 4.25 ≈4.75 ≈4.25 >2.93
‘0U1→+’; I-U
T1,4,5,6 4
>0 6.75 ≈11.00 ≈10.5 >4.66
‘0U1→+’; I-U <0 6.75 ≈7.25 ≈6.75 >4.66
• the total commutation time (tcom), defined as the interval between the application of
the first digital switching signal and the reach of the blocking voltages and the con-
duction currents of all the IGBT modules corresponding to the final switching state
(vCE = 0.9Vcom when the switch blocks voltage, vCE = 0.1Vcom when not; iM = 0.9Icom
when the switch conducts current, iM =0.1Icom when not);
• the total phase-midpoint time (tpm), defined as the interval between the application of
the first digital switching signal, and the reach of the phase-midpoint voltage vpm of
the final switching state (vpm = ±0.9Vcom for the states ‘+’ and ‘-’; vpm = ±0.1Vcom for
the zero states.);
• and the minimum total signal delay time (tdsi,min), which is the sum of all the minimum
delay times between states, according to equation (3.16) and Table 5.5.
Table 5.6 summarizes these parameters in terms of the number of intermediate states (nS),
the total signal delay time (tdsi ), the total commutation time (tcom), the total phase-midpoint
time (tpm) and the minimum total signal delay time (tdsi,min).
Type III commutations between the inner devices are similar to that of conventional VSCs
(like e.g. 2L-VSC or 3L-NPC-VSC). In these commutations two IGBTs have to be switched.
One IGBT initiates the commutation of the current by an active turn-on or turn-off transient
and experiences switching losses. In the second IGBT, the gate-emitter capacitance is
recharged at zero voltage and zero current without switching losses. Type I and II com-
mutations require to switch three IGBTs. Type I commutations occur between the outer
and the closest NP devices. Compared to type III (or conventional VSCs) commutations, the
gate-emitter capacitance of the NP switch (T5, T6) is recharged at zero voltage and zero cur-
rent without switching losses (‘onGE’, ‘offGE’), regardless of the current direction. In type II
commutations the third switching transient is either an active turn-off or turn-on transient at
zero voltage (e.g. commutation ‘+↔0’, ip > 0) or a recharge of the gate-emitter capacitance
at zero voltage and zero current (e.g. commutation ‘+↔0’, ip <0).
Considering the switching times, Table 5.6 shows that, although type I commutations
have one switching state more than type III commutations, the increase of the total signal
delay time tdsi is relatively low because the additional switching transient only requires a
recharge of the input capacitance of T6, regardless of the current direction. In contrast, the
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Table 5.7.: Total stray inductances measured at different turn-on commutations.
Comm. Sign IGBT Involved inductances† Lσ
‘0U2→+’; I ip >0 T1 on Lσ,T 1; Lσ,T 5; Lσ,u; Lσ,nu 607 nH
‘+→0U2’; I ip <0 T5 on Lσ,T 1; Lσ,T 5; Lσ,u; Lσ,nu 605 nH
‘0L1→+’; III ip >0 T2 on Lσ,T 1; Lσ,T 2; Lσ,T 3; Lσ,T 6; Lσ,u: Lσ,pu; Lσ,pl ; Lσ,nl 621 nH
‘+→0L1’; III ip <0 T3 on Lσ,T 1; Lσ,T 2; Lσ,T 3; Lσ,T 6; Lσ,u: Lσ,pu; Lσ,pl ; Lσ,nl 633 nH
‘0L2→+’; II ip >0 T1 on Lσ,T 1; Lσ,T2; Lσ,T3; Lσ,T5; Lσ,T6; Lσ,u: Lσ,pu; Lσ,pl ; Lσ,nu ; Lσ,nl 783 nH
‘+→0L2’; II ip <0 T3 on Lσ,T 1; Lσ,T 2; Lσ,T 3; Lσ,T 5; Lσ,u: Lσ,pu; Lσ,pl ; Lσ,nl 629 nH
† As defined in Figure 3.7.
type II commutation for positive phase current, also with nS = 3, requires larger switching
times tdsi and tcom compared with type I commutations, because additional to the normal
switching transients of a type III commutation, the delay time after an active turn-off transient
at zero voltage (e.g. ‘offV0’ of 3.3 µs) must be considered. The type I-U commutation, with
nS =4, clearly takes more time to be executed compared with the type I commutation, and
therefore it is only used after the zero-cross of the voltage reference (see Figure 3.14).
Nevertheless, the times listed in Table 5.6 show that all of these commutations are feasible
to be used in a MV-3L-ANPC-VSC, considering typical average switching frequencies used
in MV converters.
5.4.7. STRAY INDUCTANCES OF THE “SHORT” AND “LONG” COMMUTATIONS
As explained in Section 3.1.5, commutations with different current paths are subject to
different values of Lσ, which means that they have different switching losses. The higher
the Lσ, the higher the switching losses. The 3L-ANPC-VSC, as well as the 3L-NPC-VSC, has
“short” and “long” commutations, which are, respectively, the type I and III commutations.
The type II commutation can also be considered a “long” commutation, but depending on
the current direction and the initial state, ip can bifurcate through both zero-state current
paths, making more complicated the analysis and comparison.
To calculate the Lσ of the whole path, the following equation is used [117, 118]:
Lσ =
1
iM (tb) − iM (ta)
tb∫
ta
vce(t)dt, (5.9)
where ta and tb are the integration times during the commutation. In this case, these times
are selected such that they take the small under-voltage during the positive high di/ dt during
the turn-on of the IGBT, between 25% and 75% of the commutation current Icom, a time
window within with the active region of the IGBT.
Figure 5.22 shows the values of vCE and iM used to calculate the total Lσ of each commu-
tation, and Table 3.7 lists the total stray inductance, for different commutations. The type I
commutations are considered as “short” commutations, with values of Lσ between 607 nH
and 605 nH. In comparison, the type III commutations are “long” ones, with values of Lσ
between 621 nH and 633 nH. It is important to note that the Lσ,T is 6 nH [116], which im-
plies that the main contribution to the total Lσ comes from, in this case, the Lσ of the upper
DC-link busbar (Lσ,u), which includes the internal Lσ of the DC-link capacitor.
The type II commutation is more complex to describe in terms of the total Lσ. While at
ip < 0 the commutation ‘+→0L2’ can be considered as a “long” one, because ip commutes
from D1 and D2 to the lower zero-half (T3 and D6); the commutation ‘0L2→+’ at ip > 0
has a different behavior. Figure 5.23 depicts the aforementioned commutation in terms of
the stray inductances. While ‘0L2’ is applied in steady state, ip flows through D6 and T3
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Figure 5.22.: Voltages and currents used to calculate the stray inductance during the turn-on:
left, full waveforms; right, time window used for calculations; (a) T1, during ‘0U2→+’ at ip >0;
(b) T5, during ‘+→0U2’ at ip < 0; (c) T2, during ‘0L1→+’ at ip > 0; (d) T3, during ‘+→0L1’ at
ip <0; (e) T1, during ‘0L2→+’ at ip >0; (f) T3, during ‘+→0L2’ at ip <0.
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Figure 5.23.: Depiction of the type II commutation ‘0L2→+’ at ip > 0, in terms of the stray
inductances*: (a) ‘0L2’ to ‘0ULa’ (T2, T3 and T6 are on, T2 is turned on.); (b) ‘0ULb’ (T2 and
T6 are on) to ‘+’ (T1 is turned on.).
Table 5.8.: Total stray inductances measured at different turn-off commutations.
Comm. Sign IGBT Involved inductances† Lσ
‘+→0U2’; I ip >0 T1 off Lσ,T1; Lσ,T5; Lσ,u; Lσ,nu 788 nH
‘0U2→+’; I ip <0 T5 off Lσ,T1; Lσ,T5; Lσ,u; Lσ,nu 1347 nH
‘+→0L1’; III ip >0 T2 off Lσ,T1; Lσ,T2; Lσ,T3; Lσ,T 6; Lσ,u: Lσ,pu; Lσ,pl ; Lσ,nl 1003 nH
‘0L1→+’; III ip <0 T3 off Lσ,T1; Lσ,T2; Lσ,T3; Lσ,T 6; Lσ,u: Lσ,pu; Lσ,pl ; Lσ,nl 1285 nH
‘+→0L2’; II ip >0 T1 off Lσ,T 1; Lσ,T 2; Lσ,T 3; Lσ,T 5; Lσ,T 6; Lσ,u: Lσ,pu; Lσ,pl ; Lσ,nu ; Lσ,nl 735 nH
‘0L2→+’; II ip <0 T3 off Lσ,T1; Lσ,T2; Lσ,T3; Lσ,T 6; Lσ,u: Lσ,pu; Lσ,pl ; Lσ,nl 1276 nH
† As defined in Figure 3.7.
(ip = ip,β). When T2 is on, the phase leg goes to the switching state called ‘0ULa’, enabling
the current to also flow through T2 and D5 (ip,α). At the beginning of the state ‘0ULa’, there
is no current flowing through the upper zero half, i.e., ip,α=0. However, as time goes by, ip,α
slowly increases (see Figure 5.15) with a dynamic given by the impedances of the circuit in
Figure 5.23a. When T3 is turned off, the state called ‘0ULb’ is applied, but nothing happens
regarding the current dynamics. Only when T1 is on, the phase leg goes to the state ‘+’,
and the current commutes from ip,α and ip,β to the path made by T1 and T2. However, since
the commutation occurs while the currents ip,α and ip,β changes over time, is not possible to
use the measurements to estimate the total Lσ during this particular commutation. This can
be seen in Figure 5.22e where, unlike the other turn-on commutations with a near-constant
di/ dt, the turn-on in T1 has a notorious slope variation.
Figure 5.24 shows the values of vCE and iM during the turn-off of the IGBTs used to cal-
culate the total Lσ using equation (5.9), with a time window such that the over-voltage in
vCE is greater than the 110% of the commutation voltage Vcom. Although the influence of
the total Lσ in the peak vCE over-voltage is clear comparing the type I (“short”) and type III
(“long”) commutations, the use of these curves to calculate Lσ derives in unreliable results,
observing the values listed on Table 5.8. The imprecision of the calculation of Lσ during
the turn-off is due to the complex dynamics generated by the IGBT (vCE and iM ) and the
FWD(vF ), which must be taken into account [117, 118]. Moreover, the behavior observed
during the ‘+→0L2’ commutation at ip > 0 shows a reduced over-voltage compared to the
type III commutations, due to the current flowing through both the upper and the lower zero
paths (see Figures 3.23 and 5.14).
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Figure 5.24.: Voltages and currents used to calculate the stray inductance during the turn-off:
left, full waveforms; right, time window used for calculations; (a) T1, during ‘+→0U2’ at ip >0;
(b) T5, during ‘0U2→+’ at ip < 0; (c) T2, during ‘+→0L1’ at ip > 0; (d) T3, during ‘0L1→+’ at
ip <0; (e) T1, during ‘+→0L2’ at ip >0; (f) T3, during ‘0L2→+’ at ip <0.
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5.5. SUMMARY OF CHAPTER 5
This chapter presents the experimental results of all the feasible commutations between
“+” and the zero states in a MV 3L-ANPC-VSC phase leg prototype, commuting at 1.8 kV
and 1.5 kA. To do so, a double-pulse test especially suited for the converter was proposed,
in order to measure all the commutations and ensure the desired commutation voltages
and currents. Rogowski coils and high voltage differential voltage probes were used to mea-
sure the collector-emitter voltages and module currents. The commutation sequences were
applied according to the state-machine description of Section 3.3.3.2. To verify the proper
transition times between states and reduce them as far as possible, the vge voltages, along
with vce, iM and the digital signal sg were measured for each switching transition that ap-
pears in the 3L-ANPC-VSC. Although the values of td,on and td,off given by the data sheet
may be useful to calculate toff→onGE , it is necessary to define other transition times. The
results have proven the commutation sequences, including the location of the switching
losses, and other phenomena such as the distributed currents though both zero-state paths
during a type II commutation. Finally, the values of Lσ were calculated for all the commu-
tation types, evidencing that the type II and III commutations have a “large” commutation
path compared with the type I ones. Moreover, the calculations of Lσ show that the main
contribution comes from the DC-link bus, including the internal capacitance of the flying
capacitors.
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6. CONCLUSIONS
In this thesis the 3L-NPC-VSCs, 3L-NPP-VSCs, 3L-ANPC-VSCs, 5L-ANPC-VSCs and
5L-SMC, using IGBTs as the power semiconductors have been investigated. The deter-
mination of the junction temperature not only defines the maximum power the converter
can handle, but also determines its life cycle, based of applications with high and regu-
lar variations of the load current over time, which stresses the components of the power
semiconductors and shorts their life cycles.
To perform this simulated comparison, the power loss model (conduction and switching)
of each converter must be defined in terms of the switching state and commutation. It is
also necessary to define power loss characteristics for each semiconductor, in terms of its
circulating current and blocking voltage, which depends in an ideal case on the DC-link volt-
age, the power topology, the switching state and the commutation. Finally, a temperature
model of the power semiconductors is selected to perform these analyses. In the case of
an IGBT module, a thermal coupling between the switch and the freewheeling diode is de-
fined, and the mathematical model used is the “Y” model, implemented with the “Cauer”
equivalent model, in order to have a more physically correct representation of the dynamics
in ϑj and ϑc, which is especially important in the case of the life cycle analysis, where the
∆ϑj plays a key role. To calculate the life cycle of a converter in terms of the temperature
stress, a power cycling curve, which defines the number of cycles to failure as a function
of the amplitude and the maximum values of each temperature cycle is required, and to de-
compose a complex temperature curve into cycles with defines values of ∆ϑj and ϑj,max , a
so-called “Rainflow” cycle decomposition algorithm is used.
In the case of the 5L-VSCs, the extra levels are generated by using a flying capacitor on
each phase leg of these converters. In the case of the 5L-ANPC-VSC, only one capacitor per
phase is needed, while the 5L-SMC needs two of these capacitors per phase to achieve the
same output voltage levels. To balance these capacitors, a proper selection of the redundant
intermediate voltages are needed, which also allows a reduced average switching frequency
at the same modulation frequency, compared with the aforementioned 3L-VSCs.
The selection of the proper commutation in the 3L-ANPC-VSC depends on the operating
point of the converter, namely the modulation index, the power factor and also the average
switching frequency. At motor operation and high modulation indices, the type I and III com-
mutation types, which have switching losses in, respectively, the outer and inner devices,
allows a proper loss balancing, while at generator operation the commutation type II is also
needed to obtain a proper loss distribution.
To properly commute the 3L-ANPC, given commutation sequences, which are more
complicated that the mere dead timed used in converters like the 3L-NPC-VSCs and
3L-NPP-VSCs, are needed, which increases the maximum commutation time of the con-
verter. These transition times between intermediate states can be deduced by the switching
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transients observed in each of the intermediate states needed for the commutations. In the
3L-ANPC-VSC, particular transients, apart from the typical ones with switching losses (‘on’
and ‘off’) and the ones without any observable change except the gate-emitter signal (‘onGE’
and ‘offGE’), there is also a switching transient ‘offV0’ which interrupts the current flow, but
without changes in the blocking voltage, and finally a switching transient ‘onI0’, which turns
the IGBT on and the device stops to block voltage, but no current flows through the power
semiconductor.
Among these NPC-based ML-VSCs, the 3L-NPC-VSC has the worst power loss and tem-
perature distribution in nominal operation, which means that most of the power losses are
concentrated on only two complementary devices, depending on the modulation index and
power factor. The 3L-ANPC, with the use of a proper loss balancing scheme wich allows to
select the optimal zero switching state, greatly improves the loss balance among its power
semiconductors, but at motor operation (φ1≈0) and nominal modulation indices (ma≈ 1),
the 3L-NPP-VSC outperforms the other two 3L-VSCs, due to the loss balance of its series-
connected switches, which in an ideal case, have an even switching loss distribution by
blocking only one fourth of the DC-link voltage. However, at lower modulation indices, the
performance of the 3L-NPP-VSC becomes more comparable with the 3L-NPC-VSC, while
the 3L-ANPC-VSC shows a notorious improve in its power loss and, therefore, the maxi-
mum load power it can handle.
At generator operation (φ1≈180°) and high output voltages (ma≈1), the 3L-ANPC-VSC
has a better power loss distribution, and therefore, a lower ϑj than the observed in the
3L-NPP-VSC, because the latter now concentrates its losses on the NP devices, switching
with a blocking voltage of half the DC-link voltage, and does not have any switching scheme
which allows to improve its loss distribution, unlike the 3L-ANPC-VSC. In the case of the
3L-NPC-VSC and the aforementioned operating points, the most stressed devices are nor-
mally the inner switches. The performance of these converters, operating at low modulation
indices, can be improved by using the 2L-SVM for ML converters.
Comparing the maximum current and the life cycling results in the 3L-VSCs, at motor
operation the 3L-NPP outperform the other two 3L-VSCs, but at generator operation the
3L-ANPC has the largest life cycle and the highest maximum current (for a fixed ϑj,av,max at
the most stressed device), which means that in applications where its generation operation
is relevant (i.e., wind generator converter at the generator-side), the 3L-ANPC is the ideal
converter, but in motor operation and nominal output voltage (used by most of the appli-
cations such as fans and pumps), the 3L-NPP-VSC has a better performance, and without
a loss balancing scheme. From the simulations and the power cycling curves used in this
work, it was observed that, in all the cases, the solder chip failure, which depends on the ϑj ,
is more critical than the conduction lead solder failure, which depends on ϑc.
The 5L-ANPC-VSC on the other hand focuses most of its losses in the inner devices, no
matter the operating point, while the 5L-SMC has a qualitatively similar power loss distribu-
tion compared with the 3L-NPP-VSC, with the latter one having a lower ϑj,av,max in almost all
the operating points (except generation operation and very low modulation index), because
some of its semiconductors (the outer and inner ones) have switching losses with a blocking
voltage of only one eighth of the DC-link voltage, considering even loss share of series-con-
nected devices. Observing both the maximum current and the life cycle results, the 5L-SMC
has a far better performance that the 5L-ANPC, especially at nominal motor operation, but
the latter one has the advantage of requiring only one flying capacitor per face instead of
the two needed in the 5L-SMC, and since the power losses are always focused on only the
inner devices, instead of the outer and inner devices in the 5L-SMC, the cooling effort may
be reduced in the case of the 5L-ANPC-VSC, which means a smaller device.
The experimental measurements have allowed to verify the commutation sequences, in-
cluding the calculation of the switching ans transition times necessary to be applied between
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the intermediate switching states, the 3L-ANPC-VSC needs to properly commute between
states. To do so, a double-pulse test especially suited for a ML-VSC is needed, which allows
to adjust the commutation voltages and currents, including its direction, as well as the de-
lay times for each power device. The delay times can be verified by measuring the blocked
voltages, the conduction (or forward) current, and the gate-emitter voltage. The delay times
(td,on and td,off ) given by the data sheet are conservative, but adequate values to estimate a
value for tdead , but the 3L-ANPC-VSC needs to define additional transition times. The mea-
surements have also allowed to calculate the stray inductance among the “long” and “short”
paths, showing that the DC-link bus-bar stray inductance is notoriously larger than the ones
corresponding to the power modules and the phase leg connections.
Regarding the feasible commutation types within the 3L-ANPC-VSC, the commutation
types I and III have almost no difference in terms of the time they need to be success-
fully performed. While the type III commutation only requires to change two switches in
a similar way to other traditional VSCs, the type I one needs to switch three switches, but
the switching transient corresponding to one of them only requires to change to turn-off or
turn-off without changes in the blocking voltage or conducting current, which means that
this particular switching transient does not increment the total delay time of the commu-
tation. The type II commutations, although needs to switch three devices like the type I
commutations, require more time to be properly executed, due to the particular switching
transients observed in this case, which, in a particular case, bifurcates the current into both
zero-level paths, and ends with a zero blocking voltage turn-off transient. Nevertheless, this
work shows that all the feasible commutations in the 3L-ANPC-VSC can be performed in a
MV converter with IGBT modules and the typical switching frequencies observed in such
converters.
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A. THERMAL MODEL OF IGBT
MODULES
A.1. GENERAL “Y” MODEL
Among the different models used to calculate the temperatures of the components within
the IGBT module, including the junction and case temperatures, the most used one is the
one-dimensional “Y” equivalent thermal circuit, shown in Figure A.1, which corresponds to
the model of a HV-IGBT module with the switch and the freewheeling diode in separate dies.
It is important to note that the temperatures of the IGBT and the corresponding diode are
coupled, i.e., the ϑj of the IGBT depends on the losses in both the IGBT and the freewheeling
diode, and the same case for the diode.
In this general model, the dissipated power losses are modeled as ideal power sources,
and since this module has two semiconductors, there are also two power sources: the IGBT
power loss (pl,T ) and the diode power loss (pl,D). These power losses to be dissipated heat
up the different layers of the module, but the variable which limits the maximum current the
module can handle is the junction temperature (ϑj ). In this model, the temperatures of this
model are relative to the ambient (or the coolant) temperature, and hence this model has
three different relative temperatures: the relative junction-ambient temperature of the IGBT
(ϑj−amb,T ), the relative junction-ambient temperature of the FWD (ϑj−amb,D) and the relative
case-ambient temperature of the module’s case (ϑM−amb). Last, this model is described by
thermal impedances which represent the dynamic behavior of the thermal power loss being
dissipated by the module. In this case, the thermal impedances are modeled as two-port
networks: the thermal network of the IGBT between junction and case (Nth,T ), the thermal
network of the diode between junction and case (Nth,T ) and the thermal network of the
module between case and ambient (Nth,M ). The last thermal network includes the thermal
paste and the heat-sink.
Given the thermal model of Figure A.1, the equation system which describes this circuit
can be expressed as:
pl,T = ϑj−amb,T · yT,11 + ϑj−amb,M · yT,12,
pl,D = ϑj−amb,D · yD,11 + ϑj−amb,M · yD,12,
−pl,N,T = ϑj−amb,T · yT,21 + ϑj−amb,M · yT,22,
−pl,N,D = ϑj−amb,D · yD,21 + ϑj−amb,M · yD,22,
pl,M = pl,N,T + pl,N,D,
pl,M = ϑM−amb · yM,11, (A.1)
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Figure A.1.: Equivalent “Y” thermal circuit of a HV-IGBT module and its corresponding free-
wheeling diode, including all the variables of the system.
Nthϑ1 ϑ2
p1 p2
Figure A.2.: General definition of the thermal impedance system as a two-port network.
where, according to the definition of a two-port network (see Figure A.2), the admittance
matrix of a two-port network (Y) is defined as[
p1
p2
]
= Y
[
ϑ1
ϑ2
]
=
[
y11 y12
y21 y22
][
ϑ1
ϑ2
]
, (A.2)
and where
y11 =
p1
ϑ1
⏐⏐⏐
ϑ2=0
; y12 =
p1
ϑ2
⏐⏐⏐
ϑ1=0
; y21 =
p2
ϑ1
⏐⏐⏐
ϑ2=0
; y22 =
p2
ϑ2
⏐⏐⏐
ϑ1=0
. (A.3)
Solving (A.1) in terms of the relative temperatures ϑj−amb,T , ϑj−amb,D and ϑM−amb, the fol-
lowing expressions are obtained:
ϑj−amb,T = zT,T · pl,T + zT,D · pl,D, (A.4)
ϑj−amb,D = zD,T · pl,T + zD,D · pl,D, (A.5)
ϑM−amb = zM,T · pl,T + zM,D · pl,D, (A.6)
where
zD,T =
yD,11yD,22+yM,11yD,11+yD,11yT,22−yD,12yD,21
yD,11yD,22yT,11+yD,11yM,11yT,11+yD,11yT,11yT,22−yD,11yT,12yT,21−yD,12yD,21yT,11
, (A.7)
zD,D =
yD,21yT,12
yD,11yD,22yT,11+yD,11yM,11yT,11+yD,11yT,11yT,22−yD,11yT,12yT,21−yD,12yD,21yT,11
, (A.8)
zD,T =
yD,12yT,21
yD,11yD,22yT,11+yD,11yM,11yT,11+yD,11yT,11yT,22−yD,11yT,12yT,21−yD,12yD,21yT,11
, (A.9)
zD,D =
yD,22yT,11+yM,11yT,11+yT,11yT,22−yT,12yT,21
yD,11yD,22yT,11+yD,11yM,11yT,11+yD,11yT,11yT,22−yD,11yT,12yT,21−yD,12yD,21yT,11
. (A.10)
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Figure A.3.: “Foster” thermal equivalent network with n elements.
A.2. “FOSTER” THERMAL CIRCUIT
The “Foster” thermal circuit, shown in Figure A.3 is a partial-fraction model used mostly in
data sheets due to its simplicity. The parameters Rth and Cth are directly obtained from the
thermal transient curves, considering that ϑ2 =0. The admittance parameters of a “Foster”
thermal network are:
Y11,F (s) = Y22,F (s) =
⎛⎜⎜⎝ n∑
i=1
1
sCth,F,i +
1
Rth,F,i
⎞⎟⎟⎠
−1
, (A.11)
Y12,F (s) = Y21,F (s) = −Y11,F (s), (A.12)
where s is the complex parameter of the Laplace transform.
With the latter expressions replaced in (A.7), (A.8), (A.9) and (A.10), the relative tempera-
tures of (A.4), (A.5) and (A.6) can be calculated as
Θj−amb,T (s) =
Pl,T (s)
YT,11,F (s)
+
Pl,T (s)
YM,11,F (s)
+
Pl,D(s)
YM,11,F (s)
, (A.13)
Θj−amb,D(s) =
Pl,T (s)
YM,11,F (s)
+
Pl,D(s)
YD,11,F (s)
+
Pl,D(s)
YM,11,F (s)
, (A.14)
ΘM−amb(s) =
Pl,T (s)
YM,11,F (s)
+
PD,T (s)
YM,11,F (s)
. (A.15)
These expressions for the relative temperatures are very simple to compute, but they are
physically inaccurate in this case, because the thermal model of Figure A.1 has networks in
parallel and cascade connection, and if “Foster” thermal circuits are used, the power loss
coming from the semiconductor is the same as the one which goes out from the semicon-
ductor network, i.e.,
pl,T (t) = pl,N,T (t); pl,D(t) = pl,N,D(t), (A.16)
which means that the ϑM−amb does not have any physical sense and therefore, cannot be
interpreted as the case temperature. However, if the dominant time constant of the module
is far slower than the semiconductor ones, and the fundamental period of the power losses
and the module’s time constant are comparable magnitudes, the errors of using a “Foster”
thermal model to calculate ϑj can be neglected.
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Figure A.4.: “Cauer” thermal equivalent network with n elements.
A.3. “CAUER” THERMAL CIRCUIT
The “Cauer” thermal circuit, shown in Figure A.4 is a continued-fraction model which
is able to represent a physical description of the thermal dynamic, where the heat flow
(in this case, the power loss) suffers several time delays in each R-C stage. Although a
single two-port network can be represented either as a “Foster” or a “Cauer” circuit with
an equivalent behavior if ϑ2=0, only the connection of “Cauer” circuits in parallel or cascade
leads to a physically correct description of a thermal model.
The admittance parameters of a “Cauer” thermal network are:
Y −111,C (s) =
1
sCth,C,1 +
1
Rth,C,1 +
1
. . . +
1
sCth,C,n +
1
Rth,C,n
, (A.17)
Y12,C (s) = Y21,C (s) =
−1
Rth,C,1 + Zth,C,1
n∏
j=2
1
sCth,C,j (Rth,C,j + Zth,C,j ) + 1
, (A.18)
where
Zth,C,j (s) =
1
sCth,C,j+1 +
1
Rth,C,j+1 +
1
. . . +
1
sCth,C,n +
1
Rth,C,n
, Zth,C,n(s) = 0, (A.19)
Y −122,C (s) = Rth,C,n +
1
sCth,C,n +
1
Rth,C,n−1 +
1
. . . +
1
sCth,C,2 +
1
Rth,C,1
. (A.20)
Compared with the expressions obtained with the “Foster” model, the use of a “Cauer”
thermal circuit to model the IGBT module leads to more complex transfer functions. How-
ever, it can be expected to have a more realistic model in terms of ϑj . Moreover, unlike the
case of the “Foster” model, here ϑM−amb can be physically interpreted as the case-to-ambi-
ent temperature of the module.
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A.4. FROM “FOSTER” TO “CAUER”
Although the use of interconnected “Cauer” networks represents a more accurate ther-
mal model compared with the use of “Foster” ones, normally the thermal parameters found
in data sheets, or directly calculated from experimental measurements, are modeled as “Fos-
ter” networks. However, it is possible to calculate the “Cauer” R-C parameters Rth,C,i and
Cth,C,i from the partial-fraction transfer function of the “Foster” network [63].
The goal is to obtain the input admittance of the “Cauer” network at zero output voltage,
i.e., y11,C , in terms of the Foster’s R-C parameters. Therefore, this term is equated to the
input admittance at ϑ2=0 of a “Foster” network, i.e., y11,F . In a recursive way, the Foster’s
input admittance Y11,F (s) from the first elements to the j-th ones can be defined, starting
from the definition in (A.11), as
Y11,F,j (s) =
⎛⎜⎜⎝ 1
sCth,F,j +
1
Rth,F,j
+
1
Y11,F,j−1(s)
⎞⎟⎟⎠
−1
, j = 1, 2, ..., n, Y11,F,0 = ∞, (A.21)
and, in the same way, the input admittance Y11,C (s) from the first elements to the j-th
ones is, from the definition in (A.17),
Y11,C,j (s) = sCth,C,j +
1
Rth,C,j +
1
Y11,C,j−1(s)
, j = 1, 2, ..., n, Y11,C,0 = ∞. (A.22)
Moreover, the known Y11,F,j , expressed with the Foster’s R-C parameters, can be ex-
pressed as a rational function in the following way
Y11,F,j (s) = Y11,C,j (s) =
Bj (s)
Aj (s)
. (A.23)
Starting from the last element n, and dividing (A.23), using j = n, with the Euclid’s algo-
rithm, the following expression is obtained:
Y11,F,n(s) =
Bn(s)
An(s)
= Qn(s) +
Dn(s)
An(s)
, (A.24)
where Qn is the quotient of Bn divided by An, and Dn is the remainder of the division. Since
deg(Bj ) − deg(Aj ) = 1, j = 1, 2, .., n, (A.25)
Qn(s) is a first grade polynomial, and can be written as
Qn(s) = sαn + βn. (A.26)
Replacing (A.26) in (A.24), and equating the latter to the recursive definition of the admit-
tance in (A.22), the following equation is obtained:
sαn + βn +
Dn(s)
An(s)
= sCth,C,n +
1
Rth,C,n +
1
Y11,C,n−1(s)
. (A.27)
from when the values of the constants αn and βn are:
αn = Cth,C,n, (A.28)
βn = −
Dn(s)
An(s)
+
1
Rth,C,n +
1
Y11,C,n−1(s)
. (A.29)
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Aj (s)
(A.23.)
Calculate Euclid’s divi-
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Get Cth,C,j (A.28) and βj (A.29)
using (A.24), (A.26), (A.27).
Calculate Euclid’s divi-
sion (A.31) of (A.30).
Get Rth,C,j (A.32), Aj−1(s)
(A.33) and Bj−1(s) (A.34).
Set j = j − 1,
Aj (s) = Aj−1(s) and
Bj (s) = Bj−1(s)
End of algorithm
yesno
Figure A.5.: Flowchart of the algorithm used to calculate the “Cauer” parameters from the
“Foster” ones.
(A.29) can be rearranged and the admittance Y11,C,n−1(s) can be expressed as the rational
fraction of (A.23) at j = n − 1, obtaining:
An(s)
βnAn(s) + Dn(s)
= Rth,C,n +
An−1(s)
Bn−1(s)
. (A.30)
The left rational function can also be decomposed using the Euclid’s algorithm, and since
deg(An) > deg(Dn), it can be written as
An(s)
βnAn(s) + Dn(s)
= γn +
En(s)
βnAn(s) + Dn(s)
, (A.31)
where γn is the quotient and En(s) is the remainder. Equating the expressions at the right
side of A.30) and (A.31), the following expressions are obtained:
Rth,C,n = γn, (A.32)
An−1(s) = En(s), (A.33)
Bn−1(s) = βnAn(s) + Dn(s). (A.34)
from when the value of Rth,C,n, as well as the expression of the new rational function for
n−1, i.e., Bn−1/An−1, are obtained. The whole algorithm, starting from, (A.24) can be repeated
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Figure A.6.: Junction temperatures in a 3L-NPC-VSC using “Foster” and “Cauer” thermal
models*, at f1=50 Hz, mA=1.15, ip,RMS=480 A and DPF=1: (a) ϑj,T1, steady state; (b) ϑj,D1,
steady state; (c) initial transient, from ϑj (0)=50 ◦C.
from n−1 to 1, in order to calculate all the R-C parameters necessary for the “Cauer” thermal
model from the “Foster” ones. Figure A.5 shows the flowchart that describes the algorithm,
in terms of the previously described equations.
A.5. TEMPERATURE COMPARISON USING “FOSTER” AND “CAUER”
NETWORKS
To present a comparison of the differences between a thermal model with “Foster” and
“Cauer” networks in an actual application, the temperature results from the simuation of
a 3L-NPC-VSC (with the models, variables and constraints presented in Chapter 4, unless
otherwise specified) are obtained by using both thermal models. Figure A.6 shows the ϑj
of T1 (an outer IGBT) of the 3L-NPC-VSC at f1=50 Hz, ma=1.15, and DPF=1. Figures A.6a
and A.6b show that the ϑj in steady state is practically the same using these two models,
and the ϑj,max is around 0.3 ◦C higher in the “Foster” model. The transient dynamic shown
in Figure A.6c evidences that, at the beginning (t <10 s), the “Foster” transient is faster than
the “Cauer” one. From these results it can be concluded that, for a steady state analysis of
the ripple temperature, the “Foster” model represents a good approximation.
Figure A.7 shows the ϑj calculated with “Foster” and “Cauer” models, but with current
and voltage references with slower frequency components, in order to compare the dynamic
behavior observed during cyclic loads. As shown in Figure A.7a, the references of load cur-
rent and phase voltage have an oscillation frequency of 50 Hz, and the amplitude sinusoidally
changes with a frequency of 1 Hz between 1.15 and 0.59 in the case of the ma, and between
*The models, parameters and constraints used to obtain these results are the ones presented in Chapter 4,
unless otherwise specified.
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Figure A.7.: Junction temperatures in a 3L-NPC-VSC using “Foster” and “Cauer” thermal
models*, at DPF=1 and aplying a cyclic load, during steady state: (a) load current and refer-
ence phase voltage; (b) ϑj,T1, steady state; (c) ϑj,D1, steady state.
671 A and 343 A in the case of the load current. Figures A.7b and A.7c show that the tem-
perature ripple is notoriously different between these two models, with a ϑj,max of 100.9 ◦C
with the “Foster” network, and a ϑj,max of 99.3 ◦C with the “Cauer” one; evidencing that,
using cycling load with slower dynamics, the results obtained with “Foster” and “Cauer”
models start to diverge.
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B. THE “RAINFLOW” CYCLE COUNTING
ALGORITHM
As explained in section 2.2.5, to quantify the levels of mechanical stress in terms of vari-
ables such as the junction temperature over time in power devices, and hence estimate its
lifespan, it is necessary to use algorithms which allow to identify the critical data. Among
them, the so-called “Rainflow” cycle counting algorithm is the most used. It was developed
by Matsuishi and Endo in 1968 [119], and further studied and enhanced by several other
authors [69, 120, 121]. The objective of this appendix is to describe one of the most known
procedures to decompose waveforms into cycles using the “Rainflow” algorithm.
Figure B.1 shows a general scheme for the calculation of the life cycle in terms of the
temperature waveform over time, which indicates that it is necessary to decompose the
temperature over time into cycles, with characteristic values of ∆ϑj , ϑj,max and Tcycle, to
evaluate them into the power cycling curve which give us the Nf in terms of the characteristic
values of each cycle, and finally calculate the tfail using the Miner’s rule.
The first procedure is to decompose the whole cyclic waveform (see the temperature
example show in Figure B.2a) to obtain only its peaks and troughs. To do so, the derivative
over time is used, which in a discretely sampled waveform can be calculated as
ϑ′(t) = dϑ(t)
dt
≈ ϑ(t) − ϑ(t − Tsamp)
∆Tsamp
, (B.1)
where Tsamp is the sampling period of the signal. This procedure allows to identify all of
these critical points of ϑ(t) by finding the change of sign of ϑ′(t) over time, as shown in
Figure B.2b. Finally, the identified critical points, along with the first and last points of the
cycle, are included to conform the peaks and troughs which can be seen in Figure B.2c from
the original waveform.
With the obtained peaks and troughs of a cyclic waveform, the “Rainflow” algorithm can
be used. Just for the sake of a visually easier explanation, it is first necessary to rotate the
peaks-and-troughs plot 90 degrees clockwise, as depicted in figure B.3, in order to see the
Calculation of
peaks and troughs
“Rainflow”
counting algorithm
Calculation of
failure time
ϑ(t) ϑ*(t) cycles tfail
Nf (∆ϑ,ϑmax , Tcycle)
Figure B.1.: Flow diagram of the life cycle calculation.
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Figure B.2.: Example of a cyclic wave and its decomposition into their peaks and troughs:
(a) original wave (temperature over time); (b) derivative of the previous wave; (c) peaks and
troughs.
flow of time from top to bottom. In this way, the plot resembles a pagoda *. Now, the
algorithm can be described as follows:
1. Imagine each peak and trough as source of “water dripping down” the waveform (sym-
bolized with “ ” ). The so-called flow ends when it:
• Reaches a greater peak (if the source is a peak) or a lesser trough (if the source
is a trough) than the flow source (symbolized with “ ”).
• Collides with another previous flow (symbolized with “ ”).
• If none of the above conditions are met, the flow reaches the end of the total
cycle (symbolized with “ ”).
2. Count each flow as a half-cycle.
3. Assign each flow the following magnitudes:
• An amplitude (or peak-to-peak) value, in terms of the difference between the
source and the final point reached by the flow.
• A mean (or maximum or minimum, depending on the application) value.
• A half-cycle time length equal to the time difference between the start of the flow
and the last opposite point reached by it (a peak if the source is a trough, and vice
versa).
4. Pair up the half-cycles with the same magnitudes of amplitude and maximum values
to form full cycles (if there are any). Their time lengths are defined as twice the time
length of the flow without collision.
*Asiatic tower building with multiple roof eaves.
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Figure B.3.: Visual depiction of the “Rainflow” cycle counting algorithm: (a) depiction of the
“flows”; (b) half-cycle and cycle waves obtained from the algorithm.
Table B.1.: List of cycles obtained with the “Rainflow” algorithm, from the waveform of
Figure B.3.
Source First point Last point ∆ϑ [◦C] ϑmean [◦C] Tcycle [s] Merge? Cycle name
Trough 1 (0,40) (2,108.7) 68.7 74.36 4 No Half-cycle 1
Peak 1 (2,108.7) (12,24.1) 84.64 66.39 20 No Half-cycle 2
Trough 2 (5,28.9) (9,98.9) 69.98 63.90 8 Yes
Cycle 1
Peak 2 (9,98.9) (12,24.1) 69.98 63.90 - Yes
Trough 3 (12,24.1) (25,103.9) 79.82 63.99 26 No Half-cycle 3
Peak 3 (15,83.9) (21,33.9) 50.00 58.93 12 Yes
Cycle 2
Trough 4 (21,33.9) (25,103.9) 50.00 58.93 - Yes
Peak 4 (25,103.9) (30,40) 63.89 71.95 10 No Half-cycle 4
In the example of Figure B.3a, there are four peaks and five troughs, but since the wave-
form is cyclic, the last point, which is a trough, is ignored by the algorithm. The flow of trough
1 ends after trough 2, because its value is lesser than the source, hence the half-cycle ends
at the last reached peak (peak 1 in this case). In the case of peak 1, its value is the maximum
one, therefore its flow covers the rest of the cycle history, with trough 3 as the last reached
point. The flow of trough 2 ends at trough 3 because the latter is lesser than the source. In
the case of peak 2, its flow collides with the one from peak 1, which means that the flow
from trough 2 and peak 2 have the same amplitude and mean value, and therefore both
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flows can be merged, having the same amplitude and mean values, and the time length of
twice the one corresponding with the flow without collision (Tcycle=8 s in this case). The
behavior of the other flow sources is similar to the previously described ones. Figure B.3b
shows the final half-cycles and cycles obtained by the algorithm, while Table B.1 lists the
obtained half and full cycles, along with their characteristic values.
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C. DESCRIPTION OF THE WIND
GENERATOR EXAMPLE
One of the examples used to determine the life cycle of the ML-VSCs compared in this
work is a wind generator directly driven and connected to the grid by a full-scale 4-quadrant
VSC, which is shown in Figure C.1. The main idea is to obtain the output currents, as well
as the three-phase frequencies and modulation indices over a time window, from a given
wind profile defined as the wind speed (νwind ) over time. To do so, the whole application
is simulated using MATLAB-Simulink. This appendix describes the system and controllers,
included the parameters necessary for the simulations. It is important to mention the goal
of this work is not to give a detailed explanation of all the principles behind this kind of
generators. More details about wind energy conversion systems, including the models and
controllers used in this work, can be found in [122].
The principle of operation is based on the conversion of the kinetic energy generated
from the wind blades into electrical energy. The permanent magnet synchronous generator
(PMSG) coupled with the rotor allows the energy transformation. To drive the generator and
N
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Figure C.1.: Scheme of a wind generator with a full-scale back-to-back converter connected
to the grid, including a simplified control scheme.
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Table C.1.: Parameters of the wind turbine model used for simulations.
Description Symbol Value and unit
Nominal power of the turbine Pwind,N 3 MW
Maximum normalized power at nominal wind speed Pmax,VN ,pu 0.95 p.u.
Rated normalized power of the electrical generator Pgen,N,pu 0.4 p.u.
Nominal wind speed Vwind,N 12 m s−1
Rotational speed ratio between the turbine and the generator rrot 1 p.u.
maximize the input energy gathered by the turbine, using a maximum power point tracking
(MPPT) strategy, as well as to properly deliver this energy to the grid (frequency and phase
synchronism, reactive power control), a 4-quadrant back-to-back VSC is used. To control the
wind turbine, the νwind , as well as the wind turbine rotor speed (ωrotor ), and the three-phase
voltages and currents must be measured, actuating through the modulation of both VSCs,
and the wind blade pitch angle (βpitch).
C.1. SIMULATION MODELS
The simulations are carried out using a Simulink model, with a discrete, fixed-step solver
and a sample time of Tsamp=100 µs. The wind speed profile used for the simulation is shown
in Figure 4.9a with a length of Tcycle=1200 s, and from this input variable all the other ones
are calculated.
C.1.1. WIND TURBINE
The MATLAB-Simulink software includes a wind turbine model within the Simscape Re-
newable Energy Systems toolboxes, which is the one used in this simulation [123]. The
normalized power of the wind turbine (pwind,pu) is calculated as
pwind,pu = Pmax,VN ,puPgen,N,pucwind,puν
3
wind,pu, (C.1)
where cwind,pu and νwind,pu are the normalized values of, respectively, the performance coef-
ficient of the wind turbine and the wind speed, while Pmax,VN ,pu and Pgen,N,pu are the renor-
malization parameters listed in Table C.1. The variable cwind,pu is a function of βpitch (in
degrees), ωrotor and νwind , and is defined as
cwind,pu =
1
cmax
(
c1
(c2
λi
− c3βpitch − c4
)
e−
c5
λi + c6λ
)
, (C.2)
where c1=0.5176, c2=116, c3=0.4, c4=5, c5=21, c6=0.0068 and cmax=0.48, which is the
maximum power coefficient at the optimum value of λ. The variable λi is defined as
λi =
( 1
λ + 0.08βpitch
−
0.035
β3pitch + 1
)−1
, (C.3)
and λ is the so-called tip speed ratio, defined in this case as
λ = 8.1
ωrotor,purrot
νwind,pu
, (C.4)
where ωrotor,pu is the normalized rotor speed and rrot,pu is defined in Table C.1.
It is important to note that the increment of the βpitch causes a reduction of the turbine
speed, and therefore, the generated power, necessary at wind speeds higher than the nom-
inal one.
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Table C.2.: Parameters of the PMSG model used for simulations.
Description Symbol Value and unit
Stator resistance Rs 1.1Ω
Armature inductance Ls 2 mH
Flux linkage per pole pair induced by the permanent magnets ΛPM 8.85 Wb
Moment of inertia J 100 kg m2
Viscous damping Fdamp 0.05 N m s
Number of pole pairs Np 1
Static friction Ff 0.05 N m
Initial angular speed ωrotor,0 2π · Np· 50 Hz
Nominal electrical frequency fgen,N 50 Hz
Nominal electrical frequency fgen,N 50 Hz
Table C.3.: Parameters of the grid and choke filter model used for simulations.
Description Symbol Value and unit
Line-to-line nominal grid voltage Vl l,gr id,N 3.3 kV
Nominal fundamental grid frequency f1,gr id,N 50 Hz
Nominal grid current Igrid,N 3
Pwind,N
Vl l,gr id,N
=428.54 A
Choke resistance Rc 0.15 ·
V 2l l,gr id,N
Pwind,N
=0.363Ω
Choke inductance Lc 0.6 ·
V 2l l,gr id,N2πf1,gr id,N
Pwind,N
=4.621 mH
C.1.2. SYNCHRONOUS GENERATOR, GRID AND CHOKE FILTER
The electrical generator coupled with the wind turbine is modeled with the PMSG block
available in MATLAB-Simulink [124]. The parameters used for the simulations are the ones
listed in Table C.2. To couple the wind turbine with the generator, the torque variable is used,
which is defined as
Twind =
pwind,pu
ωrotor,pu
2πfgen,N
NpolePwind,N
. (C.5)
To drive the generator, a VSC is connected directly to the phase terminals of the PMSG
model.
The grid is modeled after a sinusoidal three-phase voltage source in series with a R −L
choke filter. The corresponding parameters are listed in Table C.3. The choke three-phase
terminals are directly connected to the grid-side VSC.
C.1.3. CONVERTERS
In order to simulate the wind cycle with an acceptable speed (considering the Tsamp used
in the simulations) as well as to obtain results independently of the converter topology and
modulation method, the only way is to implement an average model of both VSCs. To do
so, ideal voltage sources with external control and delta-connection are used. The output
phase-to-neutral voltages in terms of the VDC are defined as
vpn(t) =
vDC (t)
2
up(t), (C.6)
where up is the per-unit reference phase signal (p : a, b, c) generated by the corresponding
drive controller and vDC is the whole DC-link voltage, i.e
vDC (t) = vDC,u(t) + vDC,l (t), (C.7)
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Figure C.2.: Power characteristic curves of the wind turbine.
where vDC,u and vDC,l are, respectively, the upper and lower halves of the DC-link voltage.
The value of upn is limited to±1.15 in order to avoid over-modulation. To obtain the line-to-line
values, the difference between the phase-to-neutral voltages, defined in (C.6), are calculated.
To model the DC-link voltage over time, which has a nominal value of VDC,N=5 kV, the
following equation is used:
vDC (t) = vDC (0) +
1
CDC
t∫
0
iDC,grid (τ ) − iDC,gen(τ )dτ, (C.8)
where CDC is the DC-link capacitance, with a value of 20 mF and vDC (0) = VDC,N is the initial
DC-link voltage, while iDC,grid and iDC,gen are the DC-currents of, respectively, the grid and
generator converters. To calculate these variables, the following equation is used:
iDC (t) =
(
vab(t)ia(t) − vbc(t)ib(t)
) 1
vDC (t)
, (C.9)
where vab is the line-to-line voltage between the phases a and b, and ia is the current through
the phase a.
It is important to note that the generator and grid currents are generated from the simu-
lation of, respectively, the grid and generator models, which interact with the VSCs and the
drive controllers, through the command signals up,gen and up,grid .
C.2. CONTROLLERS
As shown in Figure C.1, the control scheme is composed of the MPPT algorithm which, in
this case, gives the rotor speed reference (ω*rotor ) from the measurement of νwind . With this
value, along with the generator voltage and current measurements, the PMSG can be prop-
erly controlled. From the grid side, the grid voltage and current measurements, along with
the DC-link voltage value, allow to deliver the energy to the grid, synchronized in frequency
and phase.
C.2.1. MPPT SCHEME
To understand the principle behind the MPPT scheme to be used, the power characteristic
of the wind turbine is shown in Figure C.2, from the model exposed in Section C.1.1. As
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Figure C.3.: Block diagram of the P&O MPPT method.
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Figure C.4.: Block diagram of the pitch angle controller.
Table C.4.: Parameters of the pitch angle controller.
Description Symbol Value and unit
Proportional gain KP,pitch -700
Integration gain KI,pitch 1
Normalized rotor speed limit ω*rotor,pu,max 1.2 p.u.
Maximum pitch angle βpitch,max 30°
Slew rate rSR,pitch ±5 p.u.
the aforementioned figure depicts, the turbine power curve has a global maximum value at
a given rotor speed, depending on the wind speed. The idea of any MPPT method is to find
and track the optimum point, which is in this case maximum power point of the wind turbine
power (Pwind,MPP ), from the measurement of νwind , and then apply the corresponding ωrotor
to the generator through the VSC.
The MPPT strategy used is based on the perturb and observe (P&O) method, also called
“hill climbing”, which works by increasing the actuator (in this case, ωrotor ) until the maximum
power stops to increase. Figure C.3 shows the scheme of the P&O method used in simu-
lations. The sampled wind speed (νwind,s), generated from the measurements through the
S&H block, allows to calculate the normalized observed power of the wind turbine (pˆwind,pu),
along with the observed wind turbine rotor speed (ωˆrotor ), from the ramp generator block.
If the value of pˆwind,pu correspond to the maximum point, the reset signal allows to fix the
ω*rotor to the last value of ωˆrotor , restarting also the ramp generator and S&H blocks.
C.2.2. PITCH ANGLE CONTROLLER
The wind generator is designed to deliver the rated power to the grid under a nominal wind
speed. For far greater values of νwind , it is necessary to derate the wind turbine in order to
limit the power injected to the grid and handled by the VSCs. To do so, the βpitch is changed
from the nominal value of 0. The control scheme, which is a simple proportional-integral
(PI) controller with slew rate and limiter, is shown in Figure C.4, while the parameters are
listed in Table C.4. The rotor speed limit value of 1.2 p.u. means that the maximum allowable
rotor speed at βpitch=0 is 120 % of the nominal speed, and after that value, βpitch must be
increased.
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Figure C.5.: Block diagram of the generator side VSC controller.
Table C.5.: Parameters of the generator side controller.
Description Symbol Value and unit
Gains of the ωrot PI controller KP,ωrot ; KI,ωrot 6.2831 · 10
4; 6.4402 · 105
Gains of the id PI controller KP,id ; KI,id 3.5; 340
Gains of the iq PI controller KP,iq ; KI,id 3.5; 340
Flux gain kΛ ΛPM · 2πNpfgen,N=2780.3 Wb
Generator current reference (“d” component) i*d,gen 0
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Figure C.6.: Block diagram of the grid side VSC controller.
C.2.3. GENERATOR SIDE VSC
The generator side VSC controller allows to regulate the value of ωrotor to the reference
value set by the MPPT controller by imposing a voltage to the generator, through the normal-
ized reference generator voltage vector (ugen) signal. To do so, the generator current vector
(igen) is measured in order to internally regulate it through a cascaded current controller. The
control scheme is shown in Figure C.5, while the corresponding parameters are listed in
Table C.5. The use of a PMSG allows to use a stationary coordinate transform directly calcu-
lated from the rotor angle (θrot ). As already mentioned, the objective of this appendix is not
to explain the design and structure criteria of the control schemes. A deeper insight into the
regulation of such systems can be found in [122].
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Table C.6.: Parameters of the grid side controller.
Description Symbol Value and unit
Gains of the vDC PI controller KP,vDC ; KI,vDC 40 ; 4000
Gains of the id PI controller KP,id ; KI,id 1.217; 1240
Gains of the iq PI controller KP,iq ; KI,id 1.217; 1240
DC-link reference voltage v*DC 5 kV
Reactive grid power reference q*grid 0
Gains of the PLL PI controller KP,PLL; KI,PLL 180; 3200
C.2.4. GRID SIDE VSC
The grid side VSC controller regulates the DC-link voltage by, in this case injecting only
active power to the grid, by actuating through the grid side VSC. To do so, the measurements
of the grid voltage vector (vgrid) and the grid current vector (igrid) are needed. The control
scheme used is shown in Figure C.6, while Table C.6 lists the corresponding parameters. To
generate the synchronization angle and frequency, a phase-locked loop (PLL) is used.
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D. 3D-SURFACES OF THE MAXIMUM
LOAD CURRENTS IN NPC-BASED
CONVERTERS
This appendix shows the 3D surfaces corresponding to the maximum currents in terms
of ma and DPF for the NPC-based converters, based on the simulation schemes explained
in Chapter 4. The figures of merit shown in these figures are the maximum effective load
current (ip,RMS) and the relative difference, defined in equation (4.14).
Figures D.1 and D.2 show the results of the comparison between the 3.3 kV 3L-NPC-VSC,
3L-NPP-VSC and 3L-ANPC-VSC, modulated with a 3L-SVM at carrier frequencies of, respec-
tively, 750 Hz and 1950 Hz. These figures are equivalent to the ones shown in, respectively,
Figures 4.19 and 4.21.
Figure D.3 shows the maximum ip,RMS of the 3.3 kV 3L-VSCs, modulated with 2L-SVM
at carrier frequencies of 750 Hz and 1950 Hz. This figure is equivalent to the one shown in
Figure 4.22.
Figures D.4 and 6.5 show the results of the comparison between the 6.6 kV 3L-ANPC-VSC,
5L-ANPC-VSC and 5L-SMC, modulated with ML-SVM and with carrier frequencies for the
5L-VSCs of, respectively, 1950 Hz and 850 Hz, while the 3L-ANPC-VSC is modulated at a
carrier frequency of 1950 Hz for all the cases. These figures are equivalent to the ones
shown in, respectively, Figures 4.32 and 4.33.
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Figure D.1.: 3D surface plots of the maximum load currents and relative differences of the 3L-VSCs, modulated with SVM at
fcarr=750 Hz: (a) ip,rms,max,NPC ; (b) ip,rms,max,NPP ; (c) ip,rms,max,ANPC ; (d) reldif(ip,rms,max,NPP , ip,rms,max,NPC ); (e) reldif(ip,rms,max,ANPC , ip,rms,max,NPC );
(f) reldif(ip,rms,max,ANPC , ip,rms,max,NPP ).
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Figure D.2.: 3D surface plots of the maximum load currents and relative differences of the 3L-VSCs, modulated with SVM at
fcarr=1950 Hz: (a) ip,rms,max,NPC ; (b) ip,rms,max,NPP ; (c) ip,rms,max,ANPC ; (d) reldif(ip,rms,max,NPP , ip,rms,max,NPC ); (e) reldif(ip,rms,max,ANPC , ip,rms,max,NPC );
(f) reldif(ip,rms,max,ANPC , ip,rms,max,NPP ).
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Figure D.3.: 3D surface plots of the maximum load currents of the 3L-VSCs, modulated with 2L-SVM: (a) ip,rms,max,NPC at fcarr=750 Hz; (b)
ip,rms,max,NPP at fcarr=750 Hz; (c) ip,rms,max,ANPC at fcarr=750 Hz; (d) ip,rms,max,NPC at fcarr=1950 Hz; (e) ip,rms,max,NPP at fcarr=1950 Hz; (f) ip,rms,max,ANPC
at fcarr=1950 Hz.
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Figure D.4.: 3D surface plots of the maximum load current and relative differences of the 3L- and 5L-VSCs, at fcarr=1950 Hz:
(a)ip,rms,max,3LANPC ; (b)ip,rms,max,5LANPC ; (c) ip,rms,max,5LSMC ; (d) reldif(ip,rms,max,5LANPC , ip,rms,max,3LANPC ); (e) reldif(ip,rms,max,5LSMC , ip,rms,max,3LANPC );
(f) reldif(ip,rms,max,5LSMC , ip,rms,max,5LANPC ).
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Figure 6.5.: 3D surface plots of the maximum load current and relative differences of the 3L-ANPC-VSC at fcarr=1950 Hz, and
the 5L-VSCs atfcarr=850 Hz: (a)ip,rms,max,3LANPC ; (b)ip,rms,max,5LANPC ; (c) ip,rms,max,5LSMC ; (d) reldif(ip,rms,max,5LANPC , ip,rms,max,3LANPC ); (e)
reldif(ip,rms,max,5LSMC , ip,rms,max,3LANPC ); (f) reldif(ip,rms,max,5LSMC , ip,rms,max,5LANPC ).
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